Ultra-low power 32-bit processor resistant to physical damage
S802 utilizes a 2-stage minimalistic pipeline that provides nearly 20 special protection technologies for various invasive and no…
Overview
S802 utilizes a 2-stage minimalistic pipeline that provides nearly 20 special protection technologies for various invasive and non-invasive physical attacks. It can be further equipped with secure execution technology to enhance system security. It is suitable for fields requiring a high level of system security such as secure payments and smart cards.
Key features
- Instruction set: T-Head ISA (32-bit/16-bit variable-length instruction set);
- Pipeline: 2-stage;
- General register: 16 32-bit GPRs;
- Bus interface: Dual bus (instruction bus + data bus);
- Memory protection: 0 to 8 optional protection zones;
- Tight coupling IP: Interrupt controller and timer;
- Multiplier: Optional slow multiplier and fast multipliers;
- Anti-physical attack engine: Effectively protecting various invasive and non-invasive physical attacks;
- Secure execution technology: Resists any hardware and software attacks, and increases system security;
- Low-power cache: Reduces system memory access latency, and improves memory efficiency;
- Interrupt response acceleration technology: Enhances the system's real-time performance to allow users to quickly enter the corresponding service program;
- Control of average power consumption and peak power consumption: Adaptive to specific application scenarios with stringent requirements for power consumption;
- Products equipped with S802 have successfully passed various financial security certifications: EAL4+ Security Certification; BCTC Security Certification; National Certificate in Security (Level 2); FIPS Security Certification.
Block Diagram
Applications
- Wireless Connectivity;
- Industrial Control;
- IoT Security.
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Frequently asked questions about CPU IP cores
What is Ultra-low power 32-bit processor resistant to physical damage?
Ultra-low power 32-bit processor resistant to physical damage is a CPU IP core from T-Head listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.