Vendor: T2M GmbH Category: Single-Protocol PHY

UHS2 Host Phy

This UHS2PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed i…

Overview

This UHS2PHY IP solution for UHS-II interface that SD Association is working on the standardization as the new ultra high speed interface for both SDHC and SDXC. By using this unique SerDes technology, the UHS2PHY achieves 300MB/s that is the maximum speed for UHS-II with the low power consumption. This PHY IP can be applied to both the device and host sides including SDIO and hence it can be utilized for SOCs for various applications including SD cards, digital cameras, digital videos, digital TVs, media players and personal computers.

Key features

  • SD Specifications Part 1 UHS-II Specification Volume 2: PHY Draft Version 0.9
  • SD Specifications Part 1 UHS-II Specification Volume 1: System and Protocol Draft Version 0.91
  • (Will be SD4.0 Version1.0 compliance when the standard is released)
  • Bi-directional receiver/transmitter (2ch) supporting both Full Duplex and Half Duplex modes
  • 390Mbps to 1.56Gbps/ch (Upper Range: 780Mbps ~ 1.56Gbps, Lower Range: 390Mbps ~ 780Mbps)
  • RCLK frequency: 26~56MHz
  • Power Supply Voltage: 1.0V/3.3V
  • Operating Temperature (Tj): -40degreeC ~ 125degreeC
  • Clock Recovery
  • PLL
  • 8B10B
  • BIST
  • On-chip termination resistors
  • Link parallel interface selectable between 8b or 16b
  • Programmable PHY parameters
  • Silicon Proven in multipl Fab/Nodes

Block Diagram

Specifications

Identity

Part Number
UHS2 Host Phy
Vendor
T2M GmbH
Type
Silicon IP

Provider

HQ: Germany

Learn more about Single-Protocol PHY IP core

Three Design Aspects you shouldn't miss while building an NB-IoT Protocol Stack

It is very important that the design aspects of the NB-IoT device protocol stack ensure low module cost and low energy consumption. This is required to match the industry expected module costs. This paper outlines some of the NB-IoT Protocol stack specification flexibilities and generic design aspects that are to be considered to meet the above requirements, especially with reference to LTE.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is UHS2 Host Phy?

UHS2 Host Phy is a Single-Protocol PHY IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP