Arasan to demonstrate the industry's first MIPI SWI3S™ IP at the MIPI Member meet in Taipei
Arasan provides a Total SWI3S™ IP Solution including the SWI3S™ PHY which will be available on multiple foundry nodes 22nm and below.
Vendor:
Arasan Chip Systems Inc.
Category:
UFS Controller
UFS 3.1 host
The Universal Flash Storage 3.1 (UFS 3.1) is a simple but high-performance, serial interface primarily used in mobile systems, be…
Overview
The Universal Flash Storage 3.1 (UFS 3.1) is a simple but high-performance, serial interface primarily used in mobile systems, between host processing and nonvolatile eXecute-In-Place (XIP) or mass storage memory devices.
Mobile phones, UMPC, DSC, PMP are some of the typical applications for UFS Host Controller IP. The majority of these applications require mass storage and bootable storage memory with an option for an external card.
The IP incorporates the latest UFS Host Controller Interface (HCI) version 3.1. Arasan’s MIPI M-PHY® HS-G4 IP is available in GDSII format for a variety of process technologies and MIPI UniProSM version 1.8 link layer with support for multi-lane operation and the optional Unified Memory Architecture (UMA) implementation.
Block Diagram
UFS 3.1 host block diagram
Specifications
Identity
Part Number
UFS 3.1 host
Vendor
Arasan Chip Systems Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about UFS Controller IP core
Arasan furthers MIPI I3C® compliance with its participation at the I3C® interop in Taipei
Arasan will test its I3C® Host IP, I3C® Dual Mode IP (supports I3C® Host & Device) and I3C® Device IP with other I3C® interop participants. Arasan will also test its licensable proprietory I3C® software stack.
Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
As embedded systems continue to demand higher bandwidth, lower latency, and greater memory efficiency, designers are increasingly turning to advanced external memory interfaces to overcome traditional bottlenecks.
Arasan 16-bit xSPI/PSRAM Controller and PHY: Enabling High-Performance Embedded Memory Systems
As modern embedded systems continue to evolve toward AI-driven processing, advanced graphics, automotive intelligence, and high-speed edge computing, the demand for faster and more efficient external memory interfaces is rapidly increasing. Traditional SPI-based memory solutions are often unable to provide the bandwidth and low latency required by next-generation SoCs.
Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution
Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution including support for AP Memory's Xccela™ PSRAM and the latest LVpSRAM™
UFS 5.0: Enabling Next-Generation Storage with Arasan IP
UFS 5.0 represents the next leap in Universal Flash Storage, delivering unmatched bandwidth and efficiency. To help SoC designers quickly adopt this advanced standard, Arasan Chip Systems provides a comprehensive, silicon-proven UFS IP solution that accelerates design cycles and ensures seamless integration.
Frequently asked questions about UFS Controller IP
What is UFS 3.1 host?
UFS 3.1 host is a UFS Controller IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.
How should engineers evaluate this UFS Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.