VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
DC/DC Converter
SMIC 0.13um 3.3V-1.8V 360mA Synchronous Buck DC-DC
The IP is a high efficiency, low ripple, current mode buck switching regulator.
Overview
The IP is a high efficiency, low ripple, current mode buck switching regulator. The internal synchronous switches increase the efficiency and eliminate the need for external Schottky diode.
The input voltage range is from 2.7 to 3.6V, the max output current is 360mA, and the current limit is about 800mA.
The input voltage range is from 2.7 to 3.6V, the max output current is 360mA, and the current limit is about 800mA.
Key features
- Process: SMIC 0.13μm 3.3V/1.2V 1P6/7/8M Logic Process
- Efficiency: up to 85% when VIN=3.3V, IOUT=360mA
- Input Voltage: 2.7~3.6V
- Output Voltage: 1.8V±5%
- Max Output Current: 360mA
- Low Output Voltage Ripple: less than 20mV with COUT ESR<20mΩ
- Oscillation Frequency: 1.5MHz
- Over Current Protected: ~800mA
- Standby Current: ~400μA
- Shut Down Current: <15μA
- Soft Startup Time: ~1ms with RL=5Ω
- External Inductor: 4.7μH with DCR<50mΩ
- External Output Capacitor: >4.7μF with ESR<25mΩ
- External Input Capacitor: >4.7μF with low ESR
- Operating Junction Temperature: -40°C≤ TJ ≤+125°C
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 130nm | G | — |
Specifications
Identity
Part Number
S13V33_DCDCBK_02
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Provider
Learn more about DC/DC Converter IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about DC-DC Converter IP cores
What is SMIC 0.13um 3.3V-1.8V 360mA Synchronous Buck DC-DC?
SMIC 0.13um 3.3V-1.8V 360mA Synchronous Buck DC-DC is a DC/DC Converter IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.
How should engineers evaluate this DC/DC Converter?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DC/DC Converter IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.