Vendor: Cadence Design Systems, Inc. Category: I2C / I3C

Simulation VIP for SMBus

Incorporating the latest protocol updates, the Cadence® Verification IP (VIP) for SMBus provides a bus functional model (BFM), in…

Verification IP View all specifications

Overview

Incorporating the latest protocol updates, the Cadence® Verification IP (VIP) for SMBus provides a complete bus functional model (BFM), integrated automatic protocol checks and coverage model. The VIP for SMBus is designed for easy integration in testbenches at IP, systems-on-chip (SoC), and system levels, and helps to reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP for SMBus runs on all major simulators and supports SystemVerilog verification language along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported Specification: SMBus v3.0

Key features

  • SMBus Devices
    • Controller target, or host
  • Packet Error Checking
    • Performs PEC on transmit and receive data on applicable packets
  • Address Resolution Protocol
    • Resolve addresses for devices on the bus
  • Device Timeout
    • Device timeout condition detection
  • Bus Protocol
    • All bus protocols with and without a packet error code
  • Alert Response Address
    • Alert response protocol for device controller capability
  • Clock Generation and Data Arbitration
    • Clock generation using defined clock timings and data arbitration
  • Clock Synchronization Between Two Controllers
    • Clock synchronization when more than one controller drives clock
  • Optional SMBus Signals
    • SMBSUS in suspend-resume mode signal and SMBALERT for (interrupt line for target signal)

Block Diagram

Simulation VIP for SMBus block diagram

Specifications

Identity

Part Number
Simulation VIP for SMBus
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about I2C / I3C IP core

DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure

Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.

AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP

In this second blog of our ongoing series, we examine how Cadence, in close partnership with TSMC, helps teams accelerate AI silicon design at advanced process nodes. For customers, this translates into reduced design risk, faster convergence to tapeout‑quality results, and greater confidence at the leading edge of AI and HPC design.

Frequently asked questions about I2C / I3C IP cores

What is Simulation VIP for SMBus?

Simulation VIP for SMBus is a I2C / I3C IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP