Vendor: Cadence Design Systems, Inc. Category: PCI Express

Simulation VIP for PIPE PHY

The Cadence® PIPE PHY Verification IP (VIP) provides a mature, capable verification solution for the PHY layer of complex protoco…

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

The Cadence® PIPE PHY Verification IP (VIP) provides a mature, highly capable verification solution for the PHY layer of complex protocols such as PCIe 3/4/5, USB-3.x, USB-4, DisplayPort and SATA at the Intel PIPE (PHY Interface for PCI Express*, SAA, USB-3, DisplayPort, and Converged IO Architectures). The VIP supports simulation platform and enables metric-driven verification of IP and System on Chip (SoC) designs against PIPE PHY protocol specifications. PIPE PHY VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and supports all leading simulators.

Supported Specifications: Intel PIPE version 4.3, 4.4,1 and 5.2 specifications.

Key features

  • Device Type
    • PipeXceiver
    • SerialXceiver
    • PHYDUT Monitor
    • PHY Active VIP
  • PHY Architecture
    • Original PIPE architecture
    • SerDes Architecture
  • Pin Interface
    • Legacy Pin Interface
    • Low Pin Count Interface
  • Protocols Mode
    • USB 3.x
    • PCIe 3/4/5
    • USB4
  • Data Transmission Rate
    • USB 3.x: 5GT/s, 10GT/s
    • USB4: 10 GT/s. 20 GT/s, 10.3125 GT/s, 20.625 GT/s
    • PCIe: 2.5 GT/s, 5.0 GT/s, 8.0 GT/s, 16.0 GT/s,32.0 GT/s
  • Clock Support
    • External Bit Clock
    • Internal Bit Clock (Recovery from Serial bit stream)
  • PCLK Modes
    • PCLK as PHY Input
    • PCLK as PHY Output
    • PCLK as both
  • LFPS
    • Supported
  • PIPE Data Width
    • 8/10, 16/20, 32/40 and 64/80 bit
  • Message Bus
    • M2P and P2M Transactions supported
    • All Message bus commands supported
    • Write Uncommitted
    • Write Committed
    • Read
    • Read Completion
    • Write ACK
  • Integrated Mode with Protocol VIP
    • USB3 , USB4, including Pipe
    • Phy Integrated Mode, is supported

Block Diagram

Simulation VIP for PIPE PHY block diagram

Specifications

Identity

Part Number
Simulation VIP for PIPE PHY
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about PCI Express IP core

Understanding PCIe 6.0 Power States: L0p vs L0s vs L1

PCIe 6.0 introduces a major shift in power-state strategy: the real battle is no longer between L0 and L1—it is between L0p, L0s, and L1.  In this blog, we explore how these states differ, why PCIe 6.0 changes the rules, and which one matters most moving forward.

Demystify Address Translation Services (ATS) in PCIe 6.0

Address Translation Services (ATS) is one of the toughest verification problems to solve as it is the fast lane for PCIe memory access, cutting delays by caching address translations directly on the device. It keeps software behavior consistent across both PCIe Devices and RC Integrated Endpoints, making performance gains simple to adopt.

Frequently asked questions about PCIe IP cores

What is Simulation VIP for PIPE PHY?

Simulation VIP for PIPE PHY is a PCI Express IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this PCI Express?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI Express IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP