Vendor: Cadence Design Systems, Inc. Category: MIPI

Simulation VIP for MIPI SPMI

Cadence provides a mature and comprehensive Verification IP (VIP) for the MIPI® SPMIsm (System Power Management Interface) protoc…

Verification IP View all specifications

Overview

Cadence provides a mature and comprehensive Verification IP (VIP) for the MIPI® SPMIsm (System Power Management Interface) protocol. Incorporating the latest protocol updates, the Cadence® Verification IP for SPMI provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for SPMI helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog language along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported Specification: MIPI specifications for SPMI v1.0 and v2.0.

Key features

  • Topology
    • Multiple subordinates and multiple mains topology
  • Clock
    • High Speed and Low Speed device classes
  • Main Connection
    • Main Connection by Detection of SSC, Bus Idle, Bus arbitration
  • Main Arbitration
    • Main Priority and Secondary arbitration requests
  • Subordinate Types
    • RCS and NRCS subordinates
  • Sl Arbitration
    • Supports A-bit and SR-bit subordinate arbitration requests
  • Packet Generation
    • Command, Address, Data, No Response Frame, SPMI commands
  • Device Address Types
    • Supports MID, GSID, USID device addresses
  • ACK/NACK
    • ACK/NACK mechanism as per version 2.0 specification
  • Arbitration Generation
    • Capability to generate simultaneous Arbitration request scenario
  • Error Injection
    • Injection/detection of errors for example parity errors/ noise spike at different arbitration level
  • SSC
    • Generation and detection of SSC (Sequence Start Condition)
  • Event Notification
    • Arbitration win/lost, error detection, command/data/address frame sent, subordinate A/SR bit eligibility status

Block Diagram

Simulation VIP for MIPI SPMI block diagram

Specifications

Identity

Part Number
Simulation VIP for MIPI SPMI
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about MIPI IP core

DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure

Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.

Frequently asked questions about MIPI IP cores

What is Simulation VIP for MIPI SPMI?

Simulation VIP for MIPI SPMI is a MIPI IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP