Vendor: Cadence Design Systems, Inc. Category: SD / eMMC Controller

SD/eMMC Flash Controller

Controller IP for SD and eMMC interfaces including managed NAND devices

Overview

Cadence IP for SD/SDIO/eMMC is a family of system-level IP consisting of host controllers and PHY IP. Our host controller IP for SD/SDIO/eMMC provides connectivity with removable and embedded storage media, including SD 6.0, MMC memory cards, and eMMC 5.1 devices. The covered memory-card density ranges from SDSC through SDHC up to SDXC with a full range of supported speeds: DS, HS, SDR12/25/50/104, and DDR50. The supported eMMC devices include up to HS400.

Key features

Command Queuing Engine (CQE) 

  • Reduces latency on small data transfers

Supports Default Speed, High Speed, and UHS- I (SDR12, SDR25, SDR50, SDR104, and DDR50)

  • Wide range of supported devices

Supports all eMMC 5.1 Speeds: SDR, DDR, HS200, and HS400

  • Wide range of supported devices

Selectable SDMA or ADMA2 (scatter-gather) Engine

  • Effective DMA access

Benefits

  • High Bandwidth and Low Latency: Strong system performance
  • Highly Integrated IP Offering: Fast system integration with high confidence and low cost
  • Wide Support of Standards: System flexibility for embedded and expandable storage

Specifications

Identity

Part Number
SD/eMMC Flash Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about SD / eMMC Controller IP core

Types of Storages for Computing System-On-Chips

We are living in an age where we generate the same amount of data each year that has been generated since antiquity. Ever wondered how and where these peta /exa/zetta bytes of data are stored?

Virtual Prototyping Platform with Flash Memory

In this paper we will see how the flash memories developed using Carbon Model Studio helps to bring up an ARM® Cortex A7 flash memory sub-system with primary and secondary boot codes. Flash memories system demonstrated here can be used for early boot code and driver development for any CPU based SoC.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Frequently asked questions about SD / eMMC Controller IP cores

What is SD/eMMC Flash Controller?

SD/eMMC Flash Controller is a SD / eMMC Controller IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this SD / eMMC Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SD / eMMC Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP