Vendor: Analog Bits Inc. Category: PLL

PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF

The PCIe Gen5 Ref Clock SSCG PLL addresses stringent performance requirements in high-speed serial link applications that support…

Contact Provider Request Datasheet
TSMC 6nm N6FF View all specifications

Overview

The PCIe Gen5 Ref Clock SSCG PLL addresses stringent performance requirements in high-speed serial link applications that support the PCI Express Gen3, Gen4 and Gen5 serial bus standard where SRIS (Separate RefClk Independent Spread-spectrum clock generation) is required. This SSCG PLL is designed for digital logic processes and use robust design techniques to work in noisy SoC environments.

The PLL macro is implemented in Analog Bits’proprietary architecture that uses core and 1.8V IO devices.

Eliminating band-gaps and integrating all on-chip components such as capacitors helps the jitter performance significantly and reduces stand-by power.

SSCG PLL Operational Range Description Symbol Min Typ Max Units Input Frequency FREF 24 25 38.4 MHz VCO Frequency FVCO 4800 MHz Output Frequency FOUT 100 MHz Output Duty Cycle tDO 48 52 % Lock Time tLOCK 20 µs Reset Time tRESET 1 µs Bypass Mode fBYPASS 100 MHz PLLOUT Random Jitter (see NOTE2, unfiltered) RJPO 1.03 ps-RMS PLLOUT Random Jitter (see NOTE2, filtered) RJPO 0.081 ps-RMS Modulation Frequency FM 30 33 kHz Modulation Depth (down-spread) DMD -0.5 0 % Area A 0.12 sq. mm Total Power IDD 12 20 mW Output Load CL 100 fF Operational Voltage (Digital) VDIG 0.675 0.75 0.825 V Operational Voltage (Analog) VANA 1.62 1.8 1.98 V Operational Temperature TOP -40 25 125 C Table 1: SSCG PLL Operational Range

Key features

  • High performance design emphasis for meeting low jitter requirements in PCIe Gen3/4/5 applications
  • Implemented with Analog Bits’ proprietary LC architecture
  • Low power consumption
  • Spread Spectrum Clock Generation (SSCG) and tracking capability
  • Calibration code and Bandgap voltage observability (for debug)
  • Requires no additional on-chip components or band-gaps, minimizing power consumption
  • Excellent jitter performance with optimized noise rejection

Silicon Options

Foundry Node Process Maturity
TSMC 6nm N6FF —

Specifications

Identity

Part Number
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF
Vendor
Analog Bits Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Analog Bits Inc.

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF?

PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF is a PLL IP core from Analog Bits Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP