Vendor: M31 Technology Corp. Category: Single-Protocol PHY

ONFI PHY 4.8GT/s for ONFI v6 & JESD230G

The ONFI multi-PHY is a versatile solution that accommodates ONFI4.0 to ONFI6.0 NAND flash interfaces, offering impressive speeds…

Contact Provider Request Datasheet

Overview

The ONFI multi-PHY is a versatile solution that accommodates ONFI4.0 to ONFI6.0 NAND flash interfaces, offering impressive speeds of up to 4800Mbps. This advanced technology seamlessly integrates support for CTT (Command Transfer Time), LTT (Address Transfer Time), and PI-LTT (Program and Input Transfer Time) signals. The robust ONFI multi-PHY not only ensures high-speed data transfers but also provides comprehensive support for various NAND flash interface versions, enhancing overall performance and adaptability.

Key features

  • Multi-interface support: ONFI6.0 up to 4800Mbps
  • Multi-data-interface support: CTT (NVDDR3), LTT (NVLPDDR4) and PI-LTT
  • Optimized for high performance and integration flexibility. The harden IP included 8-bit data blocks, up to 8 CE/channel, clock blocks, PLL, and DLL.
  • High-resolution read/write delay adjust
  • Per bit deskew on read/write data path
  • Low power mode
  • Dynamic frequency scaling
  • Testability support: DFT, boundary scan, and BIST with loopback tests
  • Advanced equalization, including TX FFE and RX DFE
  • PI/SI design guidelines to ensure high data rate performance
  • Advance clock structure to minimize jitter and automated interface timing margins with less power

Block Diagram

ONFI PHY 4.8GT/s for ONFI v6 & JESD230G block diagram

Specifications

Identity

Part Number
ONFI PHY 4.8GT/s for ONFI v6 & JESD230G
Vendor
M31 Technology Corp.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact M31 Technology Corp.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is ONFI PHY 4.8GT/s for ONFI v6 & JESD230G?

ONFI PHY 4.8GT/s for ONFI v6 & JESD230G is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP