Vendor: Small World Communications Category: Channel Coding

Multi State Viterbi Decoder

The VA08V is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm.

Contact Provider Request Datasheet

Overview

The VA08V is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm. The decoder is designed for maximum flexibility, allowing it to decode various communications standards, as well as custom coding solutions.

Key features

  • 16, 32, 64 or 256 states (constraint length 5, 6, 7 or 9) Viterbi decoder
  • Up to 692 MHz internal clock
  • Up to 69 Mbit/s for 16, 32 or 64 states or 20 Mbit/s with 256 states
  • Rate 1/2, 1/3, or 1/4 (inputs can be punctured for higher rates)
  • 6-bit received signed magnitude data
  • Optional block decoding with or without tail
  • Estimated channel bit error outputs
  • Optional serial or parallel data input
  • Optional automatic synchronisation for rate 1/2 QPSK and rate 1/2 to 1/4 BPSK
  • 965 6-input LUTs. 1, 2 or 4 18KB BlockRAMs.
  • Asynchronous logic free design
  • Free simulation software
  • Available as EDIF and VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Intel/Altera, Lattice and Microsemi/Actel cores available on request.

What’s Included?

  • All Licenses
    • EDIF Virtex-II, Spartan-3, Virtex-4 Core
    • VHDL Virtex-5, Spartan-6, Virtex-6, 7-Series, UltraScale, UltraScale+ Core
    • Test vector generator
    • Channel simulation software
  • ASIC License
    • VHDL ASIC Core
    • C++ bit/cycle exact simulation model

Specifications

Identity

Part Number
VA08V
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Multi State Viterbi Decoder?

Multi State Viterbi Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP