Vendor: Small World Communications Category: Channel Coding

Multi Function Viterbi Decoder

The VA08VA is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm.

Contact Provider Request Datasheet

Overview

The VA08VA is a low complexity 16, 32, 64 or 256 state error control decoder using the maximum likelihood Viterbi algorithm. The decoder is designed for maximum flexibility, allowing it to decode various communications standards, as well as custom coding solutions. The VA08VA is an improved version of the VA08V offering 6-bit or 8-bit input quantisation, longer and more flexible traceback lengths and options for decoding terminated or tail-biting convolutional codes.

Key features

  • 16, 32, 64 or 256 states (memory m = 4, 5, 6 or 8, constraint lengths 5, 6, 7 or 9) Viterbi decoder
  • Up to 582 MHz internal clock
  • Up to 58 Mbit/s for 16, 32, or 64 states or 17 Mbit/s with 256 states
  • Rate 1/2, 1/3, 1/4 or 1/5 (inputs can be punctured for higher rates)
  • Optional or standard 3GPP/3GPP2 code polynomials
  • Signed magnitude or two's complement input data
  • Optional 6-bit input with 8 or 10 bit state metrics or 8-bit input with 10 or 12 bit state metrics
  • Optional continuous, continuous terminated, block terminated or block tail-biting decoding
  • 1 to 1024-m or 32768-m data bits for terminated or m to 511 data bits for tail biting
  • Estimated channel bit error outputs
  • Optional serial (continuous only) or parallel data input
  • Optional automatic synchronisation for rate 1/2 QPSK and rate 1/2 to 1/5 BPSK
  • From 567 to 1441 LUTs and 1 to 5 18Kb BlockRAMs
  • Asynchronous logic free design
  • Free simulation software
  • Asynchronous logic free design
  • Available as EDIF and VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Intel/Altera, Lattice and Microsemi/Actel FPGA cores available on request.

Applications

  • Mobile, wireless, satellite and deep space communications.

What’s Included?

  • All Licenses
    • EDIF Virtex-II, Spartan-3, Virtex-4 Core
    • VHDL Virtex-5, Spartan-6, Virtex-6, 7-Series, UltraScale, UltraScale+ Core
    • Test vector generator
    • Channel simulation software
  • ASIC License
    • ASIC VHDL Core

Specifications

Identity

Part Number
VA08VA
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is Multi Function Viterbi Decoder?

Multi Function Viterbi Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP