Vendor: Sifive, Inc. Category: DSP Core

Multi-core capable processor

The SiFive® Intelligence™ X288 is a multi-core capable processor extensively optimized to meet the harsh environmental and string…

Contact Provider Request Datasheet

Overview

The SiFive® Intelligence™ X288 is a multi-core capable processor extensively optimized to meet the harsh environmental and stringent reliability requirements of aerospace and defense applications. The X288 features the powerful combination of a RISC-V 64-bit 8-stage dual-issue in-order scalar pipeline and a 512-bit vector length pipeline. Many space compute algorithms require a mix of scalar and vector computation. The scalar pipeline/ALU of the X288 utilizes an optimized L1 cache, whilst the loosely coupled vector unit streams from private L2 cache allowing both operate and access data in parallel.

Key features

SCALAR PROCESSING

  • 64-bit RISC-V ISA, 8-stage dual-issue in-order pipeline
  • Linux capable applications processor with MMU & caching architecture

VECTOR PROCESSING

  • RISC-V vector extension v1.0 (RVV1.0) standard
  • 512-bit vector register length (vlen), datawidth (dlem) is 256-bits.
  • Variable vector length computation supported, up to 4096-bits
  • Dynamic runtime adjustment of vector lengths to match application array sizes to provide the most efficient computation
  • Support for vector length multiplier (LMUL), the ability to concatenate multiple vector registers to increase computations performed by a single instruction
  • Extensive range of vector datatypes and sizes, including BF16/FP16/FP32/FP64, integer INT8 up to INT64

MULTI-CORE, MULTI-CLUSTER CONFIGURATIONS, UP TO 8 CORES

  • Control and reset of individual cores via PMC port, system and tile Management.
  • Core Local Instruction TIM and Data Local Storage (DLS) for timing deterministic critical computation algorithms
  • L3 cache core isolation mode (coarse grain hash function)
  • Independent cluster cache-coherency disable using L3 cache bank address hashing

Block Diagram

Intelligence X288 block diagram

Benefits

  • Performance: SiFive Intelligence Extensions enable enhanced functionality and acceleration instructions for matrix computation so that the X288 processor can achieve a best-in-class 4.5 TFLOPs (bfloat16 MatMul) or 9.2 TOPS (INT8 MatMul) for AI/ML computation acceleration.
  • Power Efficiency: The X288 exhibits superior power efficiency due to its ability to turn off various sections of the chip when not in use.
  • Longevity: RISC-V architecture is a safe bet for long-lived ecosystem support due to open standard ISA

Specifications

Identity

Part Number
Intelligence X288
Vendor
Sifive, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Sifive, Inc.
HQ: USA
Contact Sifive, Inc.

Learn more about DSP Core IP core

icyflex: an ultra-low power DSP core for portable applications

The icyflex family of ultra low power 16/32-bit RISC processor cores developed by CSEM offers a flexible architecture that allows for different com-binations of control and DSP functionality. These processors target applications requiring long battery life at the same time as on-chip processing power. Three silicon-proven icyflex cores are available, consuming as little as 6 μW/MHz.

Frequently asked questions about DSP Core IP cores

What is Multi-core capable processor?

Multi-core capable processor is a DSP Core IP core from Sifive, Inc. listed on Semi IP Hub.

How should engineers evaluate this DSP Core?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DSP Core IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP