IP Accelerated (Bye Bye EDA 360)
Eric Esteve
Vendor:
SkyeChip
Category:
MIPI PHY
MIPI D-PHY
MIPI D-PHY
Key features
- Compliant with the MIPI D-PHY spec v2.5
- Fully integrated hard macro with lane control and interface logic
- Up to 1.5 Gbps per lane with upgradable option to 2.5 Gbps per lane
- Supports PHY Protocol Interface (PPI)
- Low-power escape modes and ultra low-power state modes
Specifications
Identity
Part Number
MIPI D-PHY
Vendor
SkyeChip
Type
Silicon IP
Standards & Interfaces
MIPI PHY
MIPI D-PHY
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Malaysia
Learn more about MIPI PHY IP core
MIPI DPHY Solution
Infineon Drives Automotive MCU Performance Higher with Synopsys Interface IP
Ron DiGuiseppe, Synopsys
Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences
Arif Khan
Super Edge Medical SoC (SEMC)
Post Covid 19, the biggest bet for revival of the industry is on 5G proliferation across the world. It is widely expected that 5Gâs Enhanced Mobile broadband (eMMB) with speeds as high as 20X of 4G speed, Ultra reliable and Low Latency Communication ( URLLC) and massive Machine type connectivity (mMTC) will transform the world.
D-PHY, M-PHY & C-PHY? First Look at Testing MIPI's Latest PHY
Chris Loberg, Senior Technical Marketing Manager, Tektronix
Frequently asked questions about MIPI PHY IP
What is MIPI D-PHY?
MIPI D-PHY is a MIPI PHY IP core from SkyeChip listed on Semi IP Hub.
How should engineers evaluate this MIPI PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.