Manufacturing Intelligence: Turning EDA Data into Trusted Action
Manufacturing intelligence connects EDA, TCAD and metrology to turn manufacturing evidence into trusted action, faster.
Vendor:
Siemens Digital Industries Software
Category:
MIPI PHY
Verification IP for CSI/DSI/C-PHY/D-PHY
A comprehensive VIP solution for CSI-2, DSI-2, D-PHY and C-PHY transmitter and receiver designs.
Overview
A comprehensive VIP solution for CSI-2, DSI-2, D-PHY and C-PHY transmitter and receiver designs. CSI/DSI-Xactor implements a complete set of models, protocol checkers and compliance testsuites in 100% native SystemVerilog and UVM.
Specifications
|
Protocol Family |
Standard Organization |
Sub Protocol |
Models |
|---|---|---|---|
|
CSI |
MIPI |
CSI-2 v4.0 |
|
|
CSI-2 TX/RX CTS v3 |
|||
|
DSI |
MIPI |
DSI-2 v2.0 |
|
|
DSI-2 CTS v1.1 |
|||
|
C-PHY |
MIPI |
C-PHY v2.1 |
|
|
C-PHY v2.0 CTS 1.0 |
|||
|
D-PHY |
MIPI |
D-PHY v3.0 |
|
|
D-PHY v2.1 CTS v1.1 |
|||
|
A-PHY |
MIPI |
A-PHY v1.0 |
Key features
- Verification of both transmitter/source and receiver/sink and PHY designs DSI-2 with C-PHY and D-PHY, CSI-2 with C-PHY and D-PHY
- Automated dynamic video and audio traffic generation and PHY bit rate clock generation delivering fully accurate frame synchronization timing of multiple video and audio sources based on various shaping parameters including random receiver/sink device peripheral parameter set, interleaved/multiple packet control, interleaved frames control, line and frame blanking intervals
- Standard DSC extensions
- Comprehensive protocol checking and coverage report
- Functional traffic, error and operational and power modes coverage
- Standard DSC extensions
- Comprehensive protocol checking and coverage reports
- Protocol analyzer tracker report at all layers
- Error injection and scoreboarding supported through automated frame generation common callback for layer-specific
- Inspection and error injection using methods to in-line
- Modify, drop, inject packet ahead/behind, force next state
- Standards-based and custom Avery Conformance test suites
- Verified with multiple IP vendor partner
- Perform receiver configuration
- Execute sleep modes including SLM sequence
- Perform receiver error detection
- DSI-2 DSC 1.1 supported
- CSI-2 data compression for RAW data types supported
- CSI TX/RX and C-PHY/D-PHY Conformance tests
- D-PHY and C-PHY model support TX and RX HS, LP, and FEN, CNN
- System power-up and initialization
- Bidirectional signaling control mode and video mode systems
- Read, ACK, error reporting
- Forward escape ULPS for sleep modes
- Multi-lane distribution and merging
- Multi-lane interoperability (TX X-lanes, RX Y-lanes)
- D-PHY specific deskew calibration including bypass and periodic
- C-PHY specific enable/Disable 3-phase encoding
What’s Included?
- CSI-2 BFM
- DSI-2 BFM
- C-PHY BFM
- D-PHY BFM
- Compliance test suite
- User guide
Specifications
Identity
Part Number
Avery Verification IP for CSI/DSI/C-PHY/D-PHY
Vendor
Siemens Digital Industries Software
Type
Verification IP
Standards & Interfaces
MIPI PHY
MIPI C-PHY
,
MIPI D-PHY
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI PHY IP core
Siemens and TSMC advance AI-powered semiconductor design automation
Building on a longstanding relationship within the TSMC Open Innovation Platform® (OIP) ecosystem, the companies are expanding design enablement efforts across semiconductor design workflows to help mutual customers improve productivity, accelerate design cycles, and manage increasing design complexity.
Leading-edge AI IC designs demand comprehensive HAV methodologies
Learn how comprehensive hardware-assisted verification helps AI SoC teams accelerate RTL, software development and system validation.
Siemens’ IC design solutions now certified for Intel 14A and Intel 18A-P process technologies
Siemens today announced that its Calibre® nmPlatform tool for integrated circuit (IC) design verification and its Solido™ Simulation Suite for analog, custom digital and mixed-signal circuit verification, are now certified for Intel 14A and Intel 18A-P process technologies.
Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
The new capabilities build on Siemens’ recently introduced Fuse™ EDA AI Agent system and add new NVIDIA AI technology to help long-running, domain scoped, AI agents reason, act and continuously validate decisions against deterministic, physics-based EDA engines.
Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
Defacto Technologies’ technology complements Siemens’ existing EDA solutions by extending end-to-end continuity across the SoC design lifecycle, from early design creation through downstream implementation, verification and signoff. The combined offering supports advanced design workflows, enabling automation across connectivity, timing constraints and power intent process flows.
Frequently asked questions about MIPI PHY IP
What is Verification IP for CSI/DSI/C-PHY/D-PHY?
Verification IP for CSI/DSI/C-PHY/D-PHY is a MIPI PHY IP core from Siemens Digital Industries Software listed on Semi IP Hub.
How should engineers evaluate this MIPI PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.