Vendor: Certus Semiconductor Category: Single-Protocol PHY

LVDS Transceiver in TSMC 28nm

A 2Gbps LVDS Tranceiver in TSMC 28nm This 1.8V LVDS transceiver, designed for TSMCs 28nm process, delivers high-speed, low-power …

Overview

A 2Gbps LVDS Tranceiver in TSMC 28nm

This 1.8V LVDS transceiver, designed for TSMCs 28nm process, delivers high-speed, low-power differential signaling with superior signal integrity. Engineered with 1.8V thick oxide devices and a 0.8V standard core interface, it operates ef- ficiently across a wide temperature range (-40°C to 125°C). The transceiver supports data rates up to 2Gbps, offering low jitter, robust ESD protection (+2kV HBM, +500V CDM), and integrated on-die termination for enhanced noise immunity. Opti- mized for applications requiring precision and reliability, this LVDS I/O solution ensures clean, high-speed data transmission ideal for imaging systems, communication interfaces, and high-performance computing.

Operating Conditions

Parameter Value
Devices 1.8V Thick and 0.9V Thin Oxides
BEOL 8 Metals Min.
VDDIO 1.8V
VDD 0.8V
Temperature -40C to 125C
ESD +2kV HBM, +500V CDM

Key features

  •  2Gbps transmit and receive modes
  •  Available 100 ohm on-die termination
  •  Selectable pre-emphasis for high speeds at heavier loads
  •  +2kV HBM & +500V CDM protection
  •  Input and output disable

Block Diagram

Silicon Options

Foundry Node Process Maturity
TSMC 28nm 28nm 280 nm

Specifications

Identity

Part Number
LVDS28
Vendor
Certus Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: United States

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LVDS Transceiver in TSMC 28nm?

LVDS Transceiver in TSMC 28nm is a Single-Protocol PHY IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP