What is LVDS Transceiver?
LVDS Transceiver is a Single-Protocol PHY IP core from Obsidian Technology listed on Semi IP Hub.
OT3910bjc is a set of cells designed for implementing the transmitter, receiver and associated bias function for LVDS point to po…
OT3910bjc is a set of cells designed for implementing the transmitter, receiver and associated bias function for LVDS point to point communication on the ams AMSC18 digital process. Compatible power pads are also provided.
The transmit driver cell translates 1.8V core logic signal levels to LVDS levels with a typical differential output swing of 350 mV. The receiver cell translates LVDS levels, with a typical differential input threshold of of above 100mV, to 1.8V core logic signal levels. A reference cell is also provided to produce appropriate bias currents voltage reference signals for the transmit and receive cells.
Note: some files may require an NDA depending on provider policy.
LVDS Transceiver is a Single-Protocol PHY IP core from Obsidian Technology listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.