Vendor: TeraPixel Technologies, Inc. Category: ISP Image Signal Processor

Low Power Image Signal Processor

Key features

  • Support 720p (1080p or higher will be available soon)
  • Reduce the size of resolution with register
  • Shading function include
  • One shot screen function
  • Seamless screen function
  • System frequency is about 40MHz in FPGA.
  • Gate size is occupied XC7VLX325T-2FFG900C 80% (Approx. 2MG)
  • Power consumption is about 500mW with FPGA.

Benefits

  • Support RGB Bayer progressive image sensor
  • Support DMA input/output via AXI-4 interface
  • Support 8, 10, and, 12 bit input data Bayer
  • Support image sensor of 256x256 ~ 8192x8192 pixel size
  • Support various image formats(Bayer/RGB/YUV, 444/422/400)
  • Lens shading correction (Black level and White balance)
  • Color false correction
  • Lens distortion correction
  • Color correction by 3x3 matrix
  • Gamma correction
  • 2D noise reduction (support adaptive noise reduction)
  • 2D edge enhancement (support adaptive enhancement)
  • Saturation, contrast and brightness control
  • Support special images (sepia, negative, solarization)
  • Image resolution down-scaling
  • Image resolution up-scaling (up to 4Kx2K up-scaling)
  • WDR/HDR

Applications

  • Surveillance Camera
  • Dash Cam
  • FA Camera

What’s Included?

  • Encrypted RTL (for ASIC)
  • Netlist
  • Firmware
  • Synthesis Script
  • Datasheet

Specifications

Identity

Part Number
TPYCISP
Vendor
TeraPixel Technologies, Inc.
Type
Silicon IP

Provider

Learn more about ISP Image Signal Processor IP core

Cadence Unveils the Industry’s First eUSB2V2 IP Solutions

Cadence's industry-first eUSB2V2 IP, built on the advanced TSMC N3P process and compliant with the latest embedded USB2 Version 2 standard, transforms computing devices by delivering unprecedented capabilities for laptops, AI video devices, and advanced image signal processor (ISP) systems.

eUSB2V2 with 4.8Gbps and Use Cases: A Comprehensive Overview

When developing system-on-chip (SoC) solutions, the key features often minimize size, maximize performance, and achieve low power consumption while decreasing costs. These requirements are true for most industries, including AI-powered consumer devices, energy-intensive data centers, cloud-based enterprise systems, and smart autonomous vehicles.

SOC Virtual Prototyping: An Approach towards fast System-On-Chip Solution

In this paper, we discuss the Transaction Level Model which is being developed to act as Virtual Prototype in digital image processors designed to fit into mobile applications. As part of our developments new methodology TLMdevice is also defined which provides way to connect TLM simulations to communicate with not only virtual host devices such as Graphical window, Keyboards but also real host devices like UART, Display and Sensors, so that data can be easily sent and received to/from during TLM simulation run

Frequently asked questions about ISP Image Signal Processor IP

What is Low Power Image Signal Processor?

Low Power Image Signal Processor is a ISP Image Signal Processor IP core from TeraPixel Technologies, Inc. listed on Semi IP Hub.

How should engineers evaluate this ISP Image Signal Processor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ISP Image Signal Processor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP