Overview
ASICFPGA Advanced 2D Noise Reduction core: Noise reduction is a key issue in any camera system to improve the visual appearance of the images.
As the light level decreases, the noise level increases to get appropriate brightness levels in the camera system.
The performance of the new advanced 2D noise reduction core is much improved over the previous version core.
The new core removes much more color noise and luminance noise than the previous version core.
The new noise reduction core can keep edge sharpness in spite of removing noises.
The logic size and performance of the new core is adjusted by changing the parameter of RTL source code level.
Until a few years ago, camera ISPs used noise filtering algorithms to minimize logic size rather than improve performance.
Our previous noise reduction core also used these algorithms.
There are limits to the performance of noise filters using these algorithms.
To improve the noise reduction performance of cameras, including smartphone cameras,
many noise reduction algorithms including wavelet noise reduction have been developed.
With the development of these algorithms, noise reduction performance has been greatly improved these days.
Many studies have been conducted to improve the noise of still images mainly in non-real time.
However, real-time noise reduction is required for video noise reduction, and an algorithm of appropriate logic size is also required.
In the case of wavelet noise filtering, the noise removal performance is somewhat better than the previous algorithms,
but the logic size is significantly larger. Therefore, we have developed a new algorithm that performs better than wavelet noise filters and has a smaller logical size than wavelet noise filter. The new noise reduction filter core has significantly improved noise reduction performance compared to the previous version of the core, and can remove both color noise and luminance noise.
Nevertheless, sharpness is maintained. In previous versions of the core, the color noise reduction performance was insufficient when the noise level was large, causing problems with image quality. The new noise filter improves this problem.
Learn more about ISP Image Signal Processor IP core
Intigia has developed AceleradorSNN, a third-generation artificial intelligence cognitive system. This architecture integrates a Neuromorphic Processing Unit (NPU) based on Spiking Neural Networks (SNNs) to process asynchronous data from Dynamic Vision Sensors (DVS), alongside a dynamically reconfigurable Cognitive Image Signal Processor (ISP) for RGB cameras.
Jiang Wang, Arm
Cadence's industry-first eUSB2V2 IP, built on the advanced TSMC N3P process and compliant with the latest embedded USB2 Version 2 standard, transforms computing devices by delivering unprecedented capabilities for laptops, AI video devices, and advanced image signal processor (ISP) systems.
When developing system-on-chip (SoC) solutions, the key features often minimize size, maximize performance, and achieve low power consumption while decreasing costs. These requirements are true for most industries, including AI-powered consumer devices, energy-intensive data centers, cloud-based enterprise systems, and smart autonomous vehicles.
Vinod Khera, Cadence
In this paper, we discuss the Transaction Level Model which is being developed to act as Virtual Prototype in digital image processors designed to fit into mobile applications. As part of our developments new methodology TLMdevice is also defined which provides way to connect TLM simulations to communicate with not only virtual host devices such as Graphical window, Keyboards but also real host devices like UART, Display and Sensors, so that data can be easily sent and received to/from during TLM simulation run
