Vendor: ASICFPGA Category: ISP Image Signal Processor

HDR Core

ASICFPGA HDR core: Real-world scenes often have a very high dynamic range (HDR) that exceeds the dynamic range of the image senso…

Contact Provider Request Datasheet

Overview

ASICFPGA HDR core: Real-world scenes often have a very high dynamic range (HDR) that exceeds the dynamic range of the image sensor.
The captured images result in the loss of detail in bright or dark areas.

HDR core compensates for this loss of detail by capturing multiple exposure images at different exposure levels.
High dynamic range image (Radiance Map image) is produced by combining multiple exposure images.

HDR core uses motion detection and compensation algorithms to prevent ghost image.
High dynamic range image is compressed to the available range of the display device by tone mapping.
HDR core produces realistic and local contrast preserved image by our unique tone mapping algorithm.
HDR core provides also exposure statistics information for HDR auto exposure.

Key features

  • Combine two or three multiple exposure images.
  • Support 120dB HDR.
  • Support DOL-HDR Sensors such as IMX290, IMX224 and Split pixel HDR Sensors such as OV10640, etc.
  • Support non-HDR (general) sensors by Frame based HDR processing.
  • Prevent ghost image by motion detection and motion compensation.
  • Minimized ghost images and Reduced noises at low light condition.
  • Generate realistic and local contrast preserved image by unique tone mapping.
  • Provide exposure statistics information for HDR auto exposure.

What’s Included?

  • FPGA Level License version
    • FPGA level netlist for FPGA
    • Functional simulation support
    • Full functionality in with no time outs
  • RTL source Level License version
    • Original Verilog RTL source files
    • Functional simulation support
    • Full functionality in with no time outs

Specifications

Identity

Part Number
ASICFPGA HDR Core
Vendor
ASICFPGA
Type
Silicon IP

Videos

HDR (high dynamic range) IP for FPGA/ASIC

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

ASICFPGA
HQ: Canada
Contact ASICFPGA

Learn more about ISP Image Signal Processor IP core

Cadence Unveils the Industry’s First eUSB2V2 IP Solutions

Cadence's industry-first eUSB2V2 IP, built on the advanced TSMC N3P process and compliant with the latest embedded USB2 Version 2 standard, transforms computing devices by delivering unprecedented capabilities for laptops, AI video devices, and advanced image signal processor (ISP) systems.

eUSB2V2 with 4.8Gbps and Use Cases: A Comprehensive Overview

When developing system-on-chip (SoC) solutions, the key features often minimize size, maximize performance, and achieve low power consumption while decreasing costs. These requirements are true for most industries, including AI-powered consumer devices, energy-intensive data centers, cloud-based enterprise systems, and smart autonomous vehicles.

SOC Virtual Prototyping: An Approach towards fast System-On-Chip Solution

In this paper, we discuss the Transaction Level Model which is being developed to act as Virtual Prototype in digital image processors designed to fit into mobile applications. As part of our developments new methodology TLMdevice is also defined which provides way to connect TLM simulations to communicate with not only virtual host devices such as Graphical window, Keyboards but also real host devices like UART, Display and Sensors, so that data can be easily sent and received to/from during TLM simulation run

Frequently asked questions about ISP Image Signal Processor IP

What is HDR Core?

HDR Core is a ISP Image Signal Processor IP core from ASICFPGA listed on Semi IP Hub.

How should engineers evaluate this ISP Image Signal Processor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ISP Image Signal Processor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP