Vendor: MAXVY Technologies Pvt Ltd Category: LPC

Low Pin Count (LPC) controller verification IP

The Low Pin Count (LPC) interface is a low bandwidth bus with up to 33 MHz performance.

Verification IP View all specifications

Overview

The Low Pin Count (LPC) interface is a low bandwidth bus with up to 33 MHz performance. It is used to connect peripherals around the CPU and to replace the Industry Standard Architecture (ISA) bus which can only run up to 8 MHz. The primary benefit is that signals can be transmitted across a minimum of seven traces for an LPC bus versus 52 traces for an ISA bus. This relieves the pressure of routing on the often-congested motherboard and at the same time improves the overall system integrity.

Key features

  • LPC Interface Increase the memory space from 16MB on the X-bus to 4GB to allow BIOS sizes much greater than 1MB, and other memory devices outside of the traditional 16MB range.
  • Synchronous design. Much of the challenge of an X-bus design is meeting the different, and in some cases conflicting, ISA timings. Make the timings synchronous to a reference well known to component designers, such as PCI.
  • Perform the same cycle types as the X-bus: Memory, I/O, DMA, and Bus Master.
  • Reduce the cost of traditional X-bus devices.
  • Support desktop and mobile implementations.
  • Ability to support a variable number of wait-states.

Block Diagram

What’s Included?

  • LPC VIP – UVM Environment
  • Userguide
  • Regression Script

Specifications

Identity

Part Number
LPC controller VIP
Vendor
MAXVY Technologies Pvt Ltd
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about LPC IP core

Low Power Design in SoC Using Arm IP

This paper discusses about the low power IP components from ARM can help one to realize the low power features in the SoC. It should be noted that this paper does not discuss about the low power concepts or design techniques. Rather, it focuses on the implementation approaches using ARM low power IP.

Ultra HD H.264 Video Codec IP solution on Zynq FPGA

Numerous industries in broadcast, cable, videoconferencing and consumer electronics space are using H.264 as the video codec of choice for their products and services. The H.264/AVC video coding standard achieves a significant improvement in coding efficiency with increased computational complexity relative to former standards.

ATPG Challenges at Lower Technology Nodes

With regards to the ongoing trend of diminishing transistor geometries, we are witnessing a sharp increase in defect density along with significant on-chip process variations that affect transistor size, threshold voltage, and wire resistance.

Frequently asked questions about LPC IP cores

What is Low Pin Count (LPC) controller verification IP?

Low Pin Count (LPC) controller verification IP is a LPC IP core from MAXVY Technologies Pvt Ltd listed on Semi IP Hub.

How should engineers evaluate this LPC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP