Vendor: SmartDV Technologies Category: LPC

LPC Synthesizable Transactor

LPC Synthesizable Transactor provides an smart way to verify the LPC component of a SOC or a ASIC in Emulator or FPGA platform.

Contact Provider Request Datasheet

Overview

LPC Synthesizable Transactor provides an smart way to verify the LPC component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's LPC Synthesizable Transactor is fully compliant with standard LPC Specification and provides the following features.

Key features

  • Compliant to LPC 1.1 specifications.
  • Supports bandwidth up to 33 MHz.
  • Supports the following operations
    • Memory read and write
    • I/O read and write
    • DMA read and write
    • Bus Master memory read and write
    • Bus Master I/O read and write
    • Firmware memory read and write
  • Host is capable of generating all types of LPC transactions.
  • Peripheral is capable of responding to all types of LPC transactions.
  • Supports variable number of wait states
  • Supports Wakeup and Power state transactions.
  • Supports insertion of various types of errors.
  • Notifies the test bench of significant events such as transactions, warnings, and protocol violations
  • LPC Synthesizable Transactor comes with complete test suite to verify each and every feature of LPC specification
  • Status counters for various events in bus

Block Diagram

LPC Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the LPC testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
LPC Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about LPC IP core

Low Power Design in SoC Using Arm IP

This paper discusses about the low power IP components from ARM can help one to realize the low power features in the SoC. It should be noted that this paper does not discuss about the low power concepts or design techniques. Rather, it focuses on the implementation approaches using ARM low power IP.

Ultra HD H.264 Video Codec IP solution on Zynq FPGA

Numerous industries in broadcast, cable, videoconferencing and consumer electronics space are using H.264 as the video codec of choice for their products and services. The H.264/AVC video coding standard achieves a significant improvement in coding efficiency with increased computational complexity relative to former standards.

ATPG Challenges at Lower Technology Nodes

With regards to the ongoing trend of diminishing transistor geometries, we are witnessing a sharp increase in defect density along with significant on-chip process variations that affect transistor size, threshold voltage, and wire resistance.

Frequently asked questions about LPC IP cores

What is LPC Synthesizable Transactor?

LPC Synthesizable Transactor is a LPC IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this LPC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP