Vendor: Analog Bits Inc. Category: PLL

Jitter Cleaning PLL on TSMC CLN40G

The Jitter Cleaning PLL macro is implemented in Analog Bits’ proprietary architecture that uses 0.9V core and 1.8V IO oxide devic…

Contact Provider Request Datasheet
TSMC 40nm G View all specifications

Overview

The Jitter Cleaning PLL macro is implemented in Analog Bits’ proprietary architecture that uses 0.9V core and 1.8V IO oxide devices. The PLL macro uses two clean externally filtered analog supply voltages at 0.9V and 1.8V, and up to 3 extra pads and additional on-package capacitors. The output clock is set to multiply by 8, (FOUT = FREF x 8). PLL divider ratios are to be set appropriately based on value of FREF to keep FVCO ≈ 14GHz. This is to limit the operating range of the VCO and to allow fine-tuning the VCO for best jitter/phase-noise performance (please see section “PLL Divider Settings”). The PLL is self-calibrated by the de-assertion of PLL_RESETB.

The relationships between the different frequencies of the PLL are as follows: FOUT = FREF x 8 FVCO = FREF x 8 x DDIVO2 x 4 In order to minimize noise coupling and maximize ease of use, the PLL incorporates a proprietary ESD structure, which is proven in several generations of processes. The PLL macro is designed for implementation in a flip-chip package.

Key features

  • Electrically Programmable PLL for high fidelity clocking applications
  • Excellent jitter and phase noise performance
  • Produces output clock of FOUT = 8 X FREF
  • Implemented with Analog Bits’ proprietary architecture
  • Uses two analog supplies
  • Low power consumption

Silicon Options

Foundry Node Process Maturity
TSMC 40nm G —

Specifications

Identity

Part Number
Jitter Cleaning PLL on TSMC CLN40G
Vendor
Analog Bits Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Analog Bits Inc.

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is Jitter Cleaning PLL on TSMC CLN40G?

Jitter Cleaning PLL on TSMC CLN40G is a PLL IP core from Analog Bits Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP