Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
UltraRISC Technology (Shanghai) Co., Ltd.
Category:
CPU
High-performance and power-efficient processor core based on RISC-V Instruction Set Architecture (ISA)
Key features
- Customization For Domain-Specific Needs
- Compatible with standard RISC-V instruction set and allow for certain extensions
- Catering to various target application needs, by optimizing the performance, power dissipation and PPA; supporting on-demand configuration of processor core’s major functionality, SoC system-level IPs, interfaces and other IPs.
- Optimization of Energy Efficiency by Adopting Multiple Layers of Low Power Design
Benefits
- A-Series: targeted for high-performance computing scenarios, e.g. desktop, AI, DPU, Cloud/Server etc.
- AE-Series: the enhanced version of A-Series specialized for automotive cases, targeted for high-performance telematics applications, e.g. auto piloting etc.
- E-Series: targeted for high power efficiency computing, e.g. edge computing etc.
Specifications
Identity
Part Number
UR-Series
Vendor
UltraRISC Technology (Shanghai) Co., Ltd.
Type
Silicon IP
Compute
CPU Architecture
RISC-V
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is High-performance and power-efficient processor core based on RISC-V Instruction Set Architecture (ISA)?
High-performance and power-efficient processor core based on RISC-V Instruction Set Architecture (ISA) is a CPU IP core from UltraRISC Technology (Shanghai) Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.