Vendor: T-Head Category: CPU

High-performance 32-bit processor for real-time control

R807 utilizes an 8-stage pipeline and dual-issue out-of-order architecture.

Contact Provider Request Datasheet

Overview

R807 utilizes an 8-stage pipeline and dual-issue out-of-order architecture. In addition to the cache, it implements tightly-coupled memory (TCM), a low-latency peripheral quick access interface, rapid interrupt response and memory ECC check. It is suitable for application fields requiring high real-time performance and reliability, such as SSD's and industrial control.

Key features

  • Instruction set: T-head ISA (32-bit/16-bit variable-length instruction set);
  • Pipeline: 8-stage;
  • Microarchitecture: Dual-issue (superscalar), out-of-order;
  • General register: 32 32-bit GPRs;
  • Cache: I-Cache: 8 KB/16 KB/32 KB/64 KB (size options); D-Cache: 8 KB/16 KB/32 KB/64 KB (size options);
  • Tightly-coupled memory: I-TCM: 4 KB to 1 MB (size options); D-TCM: 4 KB to 1 MB (size options);
  • Tightly-coupled memory slave interface: Supports an independent TCM slave interface;
  • Bus interface: Dual bus (system bus and peripheral bus);
  • Peripheral quick access interface: Dedicated quick peripheral access interface;
  • Memory protection: 0 to 16 optional protection zones;
  • ECC check: Both Cache and TCM support ECC check;
  • Floating point engine: Supports single and double precision floating point operations;
  • Low-latency tightly-coupled memory: Provides deterministic access to instructions and data to improve real-time performance of the system;
  • D-TCM Parallel access blocking: Supports parallel execution of CPU data processing and DMA data handling;
  • Peripheral quick access interface: Optimizes peripheral access latency and supporting concurrent bus transmission for peripheral access;
  • Rapid interrupt response: Interrupts the execution of long-delay instructions and immediately responds to interruptions, improving the real-time performance of interrupt response;
  • Reliability design: Supports ECC validation and error correction of Cache/ECC.

Block Diagram

R807 block diagram

Applications

  • Industrial Control

Specifications

Identity

Part Number
R807
Vendor
T-Head
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T-Head
HQ: China
Contact T-Head

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Frequently asked questions about CPU IP cores

What is High-performance 32-bit processor for real-time control?

High-performance 32-bit processor for real-time control is a CPU IP core from T-Head listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP