Vendor: ASICS World Services, LTD. Category: Channel Coding

2.5 Gbps GPON FEC Codec

This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed opt…

Overview

This high performance core is a full featured Forward Error Correction encoder and decoder, specially designed for high speed optical networks or any other broadband applications. It is fully compliant with the 2.5 Gbps GPON standard (G.984.3) and is available for FPGA or ASIC implementation. The FEC algorithm is based on Reed-Solomon (255,239) code and consists of an encoder and decoder module. The encoder module computes 16 parity bytes and appends them on the 239 byte information block. The decoder receives the 255 bytes codeword, locates and corrects up to 8 byte errors being introduced in the transmission channel.

Key features

  • Fully compliant with the ITU-T G.984 (GPON), ITU-T G.983 (BPON) and ITU-T G.709 recommendations.
  • Supports ASIC and FPGA implementation technologies.
  • Single edge, fully synchronous design.
  • Area efficient design.
  • Symbol rate clock.
  • Supports both streaming of data and gaps between codeword bytes.
  • Calculates the number of erroneous bytes.
  • Generates a status signal indicating error locations.
  • Determines the location and magnitude of the erroneous bytes.
  • Corrects up to 8 erroneous bytes.
  • Detects uncorrectable codewords.
  • Predictable low decoder latency.

Block Diagram

GPON_FEC1 block diagram

Benefits

  • Flexible
  • Compact
  • Cost-effective

What’s Included?

  • Verilog Source Code
  • Test Bench
  • Sample Syntheis scripts
  • Dcumentation

Specifications

Identity

Part Number
GPON_FEC1
Vendor
ASICS World Services, LTD.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Channel Coding IP core

High Speed Data Recorder

A new IP Core from ASICS World Services, provides a complete high speed data recorder, in one easy to use block.

SATA Connectivity solutions for Xilinx FPGAs

This Whitepaper gives an overview over the Serial ATA (SATA) protocol and the implications when integrating SATA into an FPGA-based programmable system. Besides details of the different protocol layers, we will discuss the hardware and software components for building a complete, reliable, high-performance SATA solution by utilizing a design platform from Missing Link Electronics (MLE).

ASICS World Services Achieves Compliance Certification for it's SATA Host IP Core

SICS World Services, Ltd. is proud to announce that it is one of the first companies to achieve Compliance Certification for it's SATA Host IP Core. The SATA I/II/III Host Controller IP Core is a full featured SATA Host controller, that provides auto-speed negotiation, various power modes, as well as native and legacy software interfaces.

ASICS World Services Announces USB 3.0 Device IP Core

ASICS World Services, LTD. today released it's USB 3.0 Device IP Core. The USB 3.0 Device IP Core, supports SuperSpeed transfer speeds of 5Gbit/sec., and can be implemented in any technology, from FPGA to full custom ICs. Direct support is provided for Xilinx Virtex 5 FPGA with GTX transceiver, offering a true single chip solution, without the need for external PHYs. This IP Core also features an industry standard PIPE PHY interface for integration with 3rd party PHYs.

Frequently asked questions about Channel Coding IP cores

What is 2.5 Gbps GPON FEC Codec?

2.5 Gbps GPON FEC Codec is a Channel Coding IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP