UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Global UniChip Corp. (GUC)
Category:
Protocol Bridge
GLink CXS-Bridge
GLink (GLink-fs 2.x + PCS-replay) CXS-Bridge is a digital IP to interconnect between two dies that use Glink as a physical layer …
Overview
GLink (GLink-fs 2.x + PCS-replay) CXS-Bridge is a digital IP to interconnect between two dies that use Glink as a physical layer and provides AMBA CXS issue-B compliant user interface bridge to each die. CXS-Bridge provides the data bus alignment between different applied GLink Slices to ensure consistent data could arrive at the RX side. Due to CXS properties defining various data width and control signals, the amount of applied GLink Slices is dependent on user-specified spec. By specifying properties and some required information, a specific GLink CXS-Bridge IP could be provided with RTL code, timing constraints and a testbench included. GLink CXS-Bridge is compatible with GLink 2.x IP which equips PCS-replay feature to ensure that no data error could occur on GLink IP.
Key features
- Provide AMBA CXS issue-B compliant user interface
- Align data from multiple GLink Slices
- Compatible with any revision of GLink IP with PCS-replay enabled
- Provide pairing of TX and RX CXS-Bridge
Specifications
Identity
Part Number
IGDD2D006A
Vendor
Global UniChip Corp. (GUC)
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Taiwan
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is GLink CXS-Bridge?
GLink CXS-Bridge is a Protocol Bridge IP core from Global UniChip Corp. (GUC) listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.