UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Global UniChip Corp. (GUC)
Category:
Protocol Bridge
GLink AXI Wrapper
GLink (GLink-fs 2.x + PCS-replay) AXI Wrapper is a digital IP designed to support AMBA AXI3/AXI4 compliant bus of user interface …
Overview
GLink (GLink-fs 2.x + PCS-replay) AXI Wrapper is a digital IP designed to support AMBA AXI3/AXI4 compliant bus of user interface and provide data bus alignment between different applied GLink Slices to ensure consistent data could arrive at the RX side. Due to AXI3/AXI4 spec support various data width and signals, the amout of applied Glink Slices is depended on user’s AXI interface spec. GLink AXI Wrapper is a configurable design based on user interface spec. By specifying information such as AXI3/AXI4 interface signals with bit-width and the user interface frequency information, a specific GLink AXI Wrapper design could be provided which include RTL code with timing constraints and a testbench. GLink AXI Wrapper is compatible with Glink 2.x IP which equip with PCS-replay feature to ensure that no data error could occur on GLink IP.
Key features
- Supports user interface of AMBA AXI3/AXI4 compliant bus
- Align data buses of different GLink Slices
- Compatible with any revision of GLink IP with PCS-replay feature
- Provide pairing of TX and RX AXI Wrapper
- Provide option for symmetrical duplex transaction between Dies
- GLink interface signal naming is easy to map to applied GLink IP
Specifications
Identity
Part Number
IGDD2D005A
Vendor
Global UniChip Corp. (GUC)
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Taiwan
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is GLink AXI Wrapper?
GLink AXI Wrapper is a Protocol Bridge IP core from Global UniChip Corp. (GUC) listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.