Overview
A radiation-hardened GlobalFoundries 12nm LP/LP+ 0.8V LVDS Transceiver.
The 2.5Gbps LVDS transceiver in GlobalFoundries LP/LP+ is designed for high-speed, low-power data transmission in radiation-intensive environments. Engineered with a Rad-Hard by Design approach, the Rad-Hard cells have been proton tested to 64 MeV with a flux exceeding 1.3E+09, and is latch-up proven to 200mA across -40C to 125C, ensuring robust immunity against TID, SEE, and SEL effects. Additionally, the LVDS transceiver meets 2kV HBM, 500V CDM, and 2kV IEC 61000-4-2 system-level ESD protection, delivering superior reliability for harsh environments. With high speed integrity, low jitter, and minimal power consumption, this IP is ideal for aerospace, defense and other mission critical applications while maintaining compliance with industry-standard LVDS specifications.
Process Details
| Parameter |
Value |
| Core Device |
0.8V |
| I/O Device |
1.8V Gate Oxide |
| BEOL |
1P13M |
| Top Routing |
LB |
TX Electrical Specifications
| Description |
Typical |
Units |
| VDDIO |
1.8 |
V |
| VDD |
0.8 |
V |
| TX Rise Time |
190 |
pS |
| TX Fall Time |
199 |
pS |
| TX Prop. Delay Rise |
180 |
pS |
| TX Prop. Delay Fall |
179 |
pS |
| Out Enable Delay |
7692 |
pS |
| TX amplitude |
385 |
mV |
| Duty Cycle |
50 |
% |
RX Electrical Specifications
| Description |
Typical |
Units |
| RX Fall Time |
71 |
pS |
| RX Delay Rise |
193 |
pS |
| RX Delay Fall |
198 |
pS |
| Enable Delay |
81 |
pS |
| RXLoad Cap |
0.1 |
pF |
| Typcial RX Freq |
2.5 |
Gbps |
Learn more about Single-Protocol PHY IP core
UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.
In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.
Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.
Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?
Enter the Inner Sanctum of RapidIO: Part 1
Networking software key to PICMG 2.16 optimization
