Vendor: Nuclei System Technology Category: GPIO

General Purpose Input/Output controller

The Nuclei LGPIO (Logic general-purpose I/Os) describes the operation of the Logic General Purpose Input/Output Controller(LGPIO).

Contact Provider Request Datasheet

Overview

The Nuclei LGPIO (Logic general-purpose I/Os) describes the operation of the Logic General Purpose Input/Output Controller(LGPIO). The LGPIO controller is a peripheral device mapped in the internal memory map. Each port bit of the General Purpose I/O(GPIO) Ports, can be individually configured by software in several modes(direction, pull up-enable, drive value and so on), as well as selecting between various sources of the controls for these signals(HW I/O Function).

Key features

  • Output states: push-pull or open-drain + pull-up/down
  • Output data from output data register (GPIOx_OVAL) or peripheral (alternate function output)
  • Input states: floating, pull-up/down
  • Input data to input data register (GPIOx_IVAL) or peripheral (alternate function input)
  • Bit operate agilely for each GPIO
    • Bit set (GPIOx_BIT_SET register)
    • Bit reset (GPIOx_BIT_RESET register)
    • Bit toggle (GPIOx_BIT_TOGGLE register)
  • Locking mechanism (GPIOx_MASK) provided to freeze the I/O port oval
  • Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

Specifications

Identity

Part Number
GPIO
Vendor
Nuclei System Technology
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Nuclei System Technology

Learn more about GPIO IP core

GPIO Solutions for CERN’s Radiation-Hardened Applications

For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.

A Generic Solution to GPIO verification

This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.

How AI and Edge Computing Are Accelerating RISC-V Adoption

One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.

Ensuring reliability in Advanced IC design

To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

Frequently asked questions about GPIO IP cores

What is General Purpose Input/Output controller?

General Purpose Input/Output controller is a GPIO IP core from Nuclei System Technology listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP