Vendor: SmartDV Category: GPIO

QI Verification IP

QI Verification IP provides a smart way to verify the Qi component of a SOC or a ASIC.

Verification IP View all specifications

Overview

QI Verification IP provides a smart way to verify the Qi component of a SOC or a ASIC. The SmartDV's Qi Verification IP is fully compliant with standard Qi Specification. The Qi VIP can be readily customized and optimized for a wide range of specific system applications.

QI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

QI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with Qi Specification
  • Supports negotiation phase, a calibration phase, and a renegotiation phase
  • Supports Power Transmitter (PTx)
  • Supports Power Receiver (PRx)
  • Supports differential bi-phase encoding scheme
  • Supports both Baseline power profile and Extended power profile
  • Supports Foreign object detection(FOD) extensions
  • Supports Frequency shift keying modulation and De-modulation
  • Supports Backscatter modulation and De-modulation
  • Supports Power transfer phases with Power Transmitter (PTx),Power Receiver (PRx) perspective
  • Supports Stand-by mode of operation
  • Supports Power Transfer Contract
  • Supports Power transmitter and power receiver controls the power transfer in power transfer phase
  • Supports Power transfer phases for Baseline power profile and Extended power profile
  • Supports violation of the Power Transfer Contract
  • Supports Transmission errors
  • Supports 11-bit asynchronous serial format to transmit a data byte from power receiver
  • Supports all the Power transmitter to power receiver communication packets
  • Supports all the Power receiver to power transmitter communication packets
  • Supports Acknowledge, Not-Acknowledge and Not-defined response
  • Supports Timers as per specification
  • Supports all types of error injection and detection
  • Supports error injection in all the layers of Qi
  • Supports callbacks for various events
  • Supports constrained randomization of protocol attributes

Block Diagram

QI VIP block diagram

Benefits

  • Rich set of configuration parameters to control the functionality
  • Faster testbench development and more complete verification of Qi designs.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the Qi testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
QI VIP
Vendor
SmartDV
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV
HQ: India

Learn more about GPIO IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

SmartDV Licenses SDIO IP Family to Ranix for V2X Products

To meet RANiX’s unique design goals, SmartDV will customize the IP to go beyond the standard SDIO functionality—thereby empowering RANiX to differentiate from their competitors. SmartDV will also provide RANiX with the requisite support and documentation to achieve ASIL certification for ISO 26262.

SmartDV Rolls Out Multi-Phase Expansion Plan

SmartDV™ Technologies, provider of flexible, customizable semiconductor design IP (intellectual property) and verification solutions, has expanded engineering operations beyond its headquarters in Bengaluru with the opening of a new office space in Coimbatore, Tamil Nadu, India.

Frequently asked questions about GPIO IP cores

What is QI Verification IP?

QI Verification IP is a GPIO IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP