Vendor: IntelliProp Inc. Category: Single-Protocol PHY

Gen-Z Physical Layer for PCIe IP Core

The IntelliProp IPC-GZ197A-ZM Gen-Z Physical Layer for PCIe is an IP Core that allows companies to attach a Gen-Z core to a PCIe …

Contact Provider Request Datasheet

Overview

The IntelliProp IPC-GZ197A-ZM Gen-Z Physical Layer for PCIe is an IP Core that allows companies to attach a Gen-Z core to a PCIe Phy. The IPC-GZ197A-ZM is compliant with the Gen-Z 1.1 Physical Layer Specification and provides support for multi-lane links, lane reversal, and link width reduction. The IPC-GZ197A-ZM IP Core is designed for integration into FPGA and ASIC developments to minimize development time and familiarization required to develop this IP independently. The IPC-GZ197A-ZM is fully verified in pseudo random simulation.

The IPC-GZ197A-ZM Gen-Z Physical Layer for PCIe provides a Gen-Z 1.1 Physical Layer Specification compliant Physical Layer Abstraction interface for Gen-Z communication over a PCIe Phy. The IP core is scalable to support up to 16 lanes in a single link and most PLA data widths. The IntelliProp Bus Interface connection to the Transceiver Wrapper allows for register configurable transmitter and receiver equalization settings of the transceivers. The IP core manages initialization and configuration of the transceivers as well as striping and scrambling/descrambling of link layer data over the PLA interface.

Key features

  • Full Verilog/SystemVerilog core
  • Compliant with the Gen-Z 1.1 Physical Layer Specification
  • Compliant with the Gen-Z 1.1 Physical Layer Abstraction interface
  • Multi-lane symmetric link support up to 16 lanes per link
  • Lane reversal and link width reduction support
  • Flow control and Phy Idle injection
  • Transient/Non-Transient error detection and reporting
  • Software configurable core settings via a register interface

Applications

  • Applications that require communication of an industry compliant Gen-Z device over PCIe Phy

What’s Included?

  • Documentation:
    • Comprehensive User Documentation
  • Design File Formats:
    • Encrypted Verilog/SystemVerilog
  • Constraints Files:
    • Provided per FPGA
  • Verification:
    • ModelSim verification model
  • Instantiation Templates:
    • Verilog
  • Reference Designs & Application Notes:
    • Synthesis and place and route scripts
  • Simulation Tool Used:
    • ModelSim (contact IntelliProp for latest versions supported)
  • Support:
    • The purchased core is delivered and warranted against defects for 6 months from the date of delivery. Phone and email technical support is included for 6 months from the delivery date.
  • Notes:
    • Other simulators are available. Please contact IntelliProp for more information.

Specifications

Identity

Part Number
IPC-GZ197A-ZM
Vendor
IntelliProp Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact IntelliProp Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Gen-Z Physical Layer for PCIe IP Core?

Gen-Z Physical Layer for PCIe IP Core is a Single-Protocol PHY IP core from IntelliProp Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP