Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm SP process
Faraday Technology
•
HQ:
Taiwan
UMC 55nm SP/RVT Logic process 7-Track Generic Core Cell Library.
- UMC
- 55nm
- SP
Compare 2,955 UMC IP Cores from 31 vendors
-
-
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm SP process
Faraday Technology• HQ: TaiwanUMC 55nm SP/HVT Logic process 7-Track Mini Cell Library.
- UMC
- 55nm
- SP
-
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 55nm LP process
Faraday Technology• HQ: TaiwanUMC 55nm LP/RVT Low-K Logic process 7-Track Generic Core Cell Library.
- UMC
- 55nm
- LP
-
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 55nm LP process
Faraday Technology• HQ: TaiwanUMC 55nm LP/LVT Low-K Logic process 7-Track Generic Core Cell Library.
- UMC
- 55nm
- LP
-
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 55nm LP process
Faraday Technology• HQ: TaiwanUMC 55nm LP/HVT Low-K Logic process 7-Track Mini-Library.
- UMC
- 55nm
- LP
-
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/RVT Low-K Logic process 7-Track Generic Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/LVT Low-K Logic process 7-Track Generic Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 40nm LP process
Faraday Technology• HQ: TaiwanUMC 40nm LP/HVT Low-K Logic process 7-Track Generic Core Cell Library.
- UMC
- 40nm
- LP
-
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Cell Library with LPLUS (C38 RVT).
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library.
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, RVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track Cell Library with LMINUS (C30 RVT).
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library wtih LPLUS (C38).
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library.
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, LVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track Cell Library with LMINUS (C30 LVT).
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library with LPLUS (C38).
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, HVT, 7 tracks, UMC 28nm HLP process
Faraday Technology• HQ: TaiwanUMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track Generic Core Cell Library.
- UMC
- 28nm
- HLP
-
Standard Cell (MiniLib) Library IP, 6 tracks, UMC 0.11um eFlash/HS process
Faraday Technology• HQ: TaiwanUMC 0.11um eFlash/EE2PROM AL process Mini-Library+ (6-Track) Library.
- UMC
- 110nm
-
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um LL process
Faraday Technology• HQ: TaiwanUMC 0.18um MM/RF process Mini Cell Library.
- UMC
- 180nm
- LL
-
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um LL process
Faraday Technology• HQ: TaiwanUMC 0.18um MM/RF process Mini Cell Library.
- UMC
- 180nm
- LL
-
Standard Cell (MiniLib) Library IP, 7 tracks, UMC 0.18um G2 process
Faraday Technology• HQ: TaiwanUMC 0.18um GII Logic process high-density/Low Power Core Cell Library.
- UMC
- 180nm
- G