Vendor:
Arasan Chip Systems Inc.
Category:
USB
eUSB2V1.2 Controller + PHY IP
Arasan Chip Systems, the provider of IP for Mobile and Automobile SOC’s, presents its latest eUSB2 IP.
Overview
Arasan Chip Systems, the leading provider of IP for Mobile and Automobile SOC’s, presents its latest eUSB2 IP. eUSB2 is a new generation specification proposed by USB Association that extends USB 2.0 specification and uses 1.2V/1.0V as the interface operating voltage. Unlike traditional USB, which uses external connectors and cables, eUSB is optimized for direct chip-to-chip communication within a device.
eUSB2 can support USB high-speed, full-speed, and low-speed operation, as well as the USB 2.0 L1/L2 link power management requirements. In addition, eUSB2 requires no change to the existing USB 2.0 software programming model. eUSB2 also uses the same two data line configurations, eD+ and eD- as USB2 D+ and D-. Vbus and power delivery are not impacted by eUSB2.
Block Diagram
eUSB2V1.2 Controller + PHY IP block diagram
Specifications
Identity
Part Number
eUSB2V1.2 Controller + PHY IP
Vendor
Arasan Chip Systems Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about USB IP core
Exploring USB Applications and the Impact of USB IP
Understanding USB IP and Its Role in SOC Integration
SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
To address the bandwidth limitations of the USB 2.0 interface, the USB Implementers Forum (USB-IF) released the SuperSpeed USB 3.0 specifications in November 2008. The USB 3.0 specification provides a maximum bandwidth of up to 5Gbps while limiting power consumption. In this white paper we present the features of the USB 3.0 protocol, discuss the new usage models it enables and compare it with some of the existing interface standards popular in the market today.
eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity
In an era defined by rapid technological advancement, embedded interfaces must evolve to meet the demands of smaller form factors, lower power budgets, and diversified use cases. Among these interfaces, eUSB2V2 (Embedded USB 2.0 Version 2) has emerged not just as a legacy-support PHY, but as a strategic enabler of robust, low-power connectivity across next-generation systems-on-chip (SoCs).
Incorporating Quality into Reusable Interface IP
How do you incorporate quality into reusable IP? This white paper is about how it is done at Arasan Chip Systems, Inc.
Frequently asked questions about USB IP cores
What is eUSB2V1.2 Controller + PHY IP?
eUSB2V1.2 Controller + PHY IP is a USB IP core from Arasan Chip Systems Inc. listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.