Vendor: M31 Technology Corp. Category: Single-Protocol PHY

eUSB2 v1.1 Dual-Role, repeater/native mode PHY, TSMC N7, 1.8V or 1.2V, N/S orientation

Embedded USB2 (eUSB2) is a new generation specification proposed by USB Association that extends USB 2.0 specification and uses 1…

Overview

Embedded USB2 (eUSB2) is a new generation specification proposed by USB Association that extends USB 2.0 specification and uses 1.2V/1.0V as the interface operating voltage. M31 delivers the IP with an extremely compact area and low power consumption by using a unique hybrid analog/digital architecture. The eUSB2 IP supports not only native mode but also repeater mode, to make the application more flexible.

Key features

  • Fully compliant with Embedded Universal Serial Bus 2.0 (eUSB) electrical specification
  • Compliant with UTMI+ specifications (High-speed, Full-speed, and Low-speed functions)
  • Support clock inputs from 10/12/25/30/19.2/24/32/38.4MHz clock source
  • Support repeater and native modes
  • Accessible control signals provide users with specific optimization of critical parameters

Block Diagram

Silicon Options

Foundry Node Process Maturity
TSMC 7nm N7

Specifications

Identity

Part Number
eUSB2 v1.1 Dual-Role, repeater/native mode PHY, TSMC N7, 1.8V or 1.2V, N/S orientation
Vendor
M31 Technology Corp.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is eUSB2 v1.1 Dual-Role, repeater/native mode PHY, TSMC N7, 1.8V or 1.2V, N/S orientation?

eUSB2 v1.1 Dual-Role, repeater/native mode PHY, TSMC N7, 1.8V or 1.2V, N/S orientation is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP