Vendor: Xilinx, Inc. Category: Single-Protocol PHY

Ethernet 1G/2.5G BASE-X PCS/PMA or SGMII

The Xilinx Ethernet 1G/2.5G PCS/PMA or SGMII IP LogiCORE™ provides an Ethernet Physical Coding Sublayer (PCS) with a choice of ei…

Contact Provider Request Datasheet

Overview

The Xilinx Ethernet 1G/2.5G PCS/PMA or SGMII IP LogiCORE™ provides an Ethernet Physical Coding Sublayer (PCS) with a choice of either a 1G/2.5G BASE-X Physical Medium Attachment (PMA) or Serial Gigabit Media Independent Interface(SGMII). 2.5GBASE-X and 2.5G SGMII is available in Kintex® UltraScale+™, Virtex® UltraScale+, Zynq® UltraScale+, Kintex UltraScale, Virtex UltraScale™, Virtex-7 and Kintex-7. 1000BASE-X and SGMII interfaces are implemented using transceivers in Virtex-7, Kintex-7, Artix-7, Zynq-7000, Virtex-6, Virtex-5, Virtex-4 FX, Virtex-II Pro and Spartan-6 or using Select I/O and the parallel Ten-Bit interface(TBI) interface  in Virtex-7, Kintex-7, Virtex-6, Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Spartan®-6, Spartan-3, Spartan-3A / 3AN, Spartan-3A DSP and Spartan-3E families. Xilinx supports 1000BASE-X/SGMII over Select I/O. On the front end, the IP LogiCORE can also interface seamlessly to an Ethernet MAC through a built-in Gigabit Media Independent Interface (GMII).

Key features

  • Designed to IEEE 802.3-2012 specification
  • Full-duplex operation
  • Supports speeds up to 2.5 Gigabit per second
  • Supports Select I/O or Transceiver implementations
  • Optional 1000BASE-X Auto-Negotiation capability for information exchange with a link partner
  • Supports internal or external GMII for interfacing to a MAC or custom logic
  • May be configured and monitored through optional serial MDIO interface
  • Integrates PCS/PMA functions for 1.25 Gbps or 2.5 Gbps bandwidth to provide a single-chip solution for 1000BASE-X or 2500BASE-X applications
  • Single chip solution for SGMII function supports 2.5 Gps, 1 Gbps, 100 Mbps, and 10 Mbps Ethernet speeds
  • Implements 8b/10b encoding
  • Supports dynamic switching between SGMII mode and 1000 Base-X PCS/PMA mode

Specifications

Identity

Part Number
Ethernet 1G/2.5G BASE-X PCS/PMA or SGMII
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Single-Protocol PHY IP core

Designing with Virtex-5 Embedded Tri-Mode Ethernet MACs

In this article, we’ll review the feature set of Ethernet MAC blocks in Virtex-5 devices. We’ll also describe the differences between Virtex-5 and Virtex-4 FX Ethernet MACs, illustrate some potential applications, and describe how to use standard Xilinx tools to integrate an Ethernet MAC into your design.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Ethernet 1G/2.5G BASE-X PCS/PMA or SGMII?

Ethernet 1G/2.5G BASE-X PCS/PMA or SGMII is a Single-Protocol PHY IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP