Vendor: M31 Technology Corp. Category: Single-Protocol PHY

Display Port 2-Lane Transmitter PHY

M31 DisplayPort TX IP provides high-performance, multi-lane capability and low power architecture for high-bandwidth applications.

Contact Provider Request Datasheet

Overview


M31 DisplayPort TX IP provides high-performance, multi-lane capability and low power architecture for high-bandwidth applications. DisplayPort TX supports 20Gbps UHBR20, 13.5Gbps UHBR13.5, 10Gbps UHBR10, 8.1Gbps HBR3, 5.4Gbps HBR2, 2.7Gbps HBR and 1.62Gbps RBR data rates. Additionally, the IP also includes the transceiver for the AUX channel.

Key features

  • Supports 1.62G to 20Gbps data rates and compact die area
  • Supports x1, x2 and x4 lanes
  • Supports post-cursor 1 FFE for Main Link transmitter
  • Supports four swing levels for Main Link transmitter
  • Supports four pre-emphasis levels for Main Link transmitter
  • Supports 20-bit/40-bit databus width of parallel interface
  • Supports PLL-alive mode
  • Supports built-in internal loopback mode for testing
  • Supports AUX channel feature
  • Supports Wire-Bond or Flip-Chip packages
  • Can be integrated with USB PHY to realize type-C DP alternate

Specifications

Identity

Part Number
M31 DisplayPort TX IP
Vendor
M31 Technology Corp.
Type
Silicon IP

Provider

Contact M31 Technology Corp.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Display Port 2-Lane Transmitter PHY?

Display Port 2-Lane Transmitter PHY is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP