Vendor: T2M GmbH Category: Single-Protocol PHY

Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm)

Display port 1.4 Rx IP supports Channel bandwidth Up to 5.4bps per channel (HBR2), Programmable analog characteristics like CDR B…

Overview

Display port 1.4 Rx IP supports Channel bandwidth Up to 5.4bps per channel (HBR2), Programmable analog characteristics like CDR Bandwidth, Equalizer strength, Terminator resistor, BGR voltage also covers the Testability like PLL only test, Analog signal monitor

Key features

  • DisplayPort version 1.4 compliant receiver
  • PHY supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate
  • Integrated 100-ohm termination resistors with common-mode biasing
  • Integrated equalizer with tunable strength
  • eDP version 1.4a / DP version 1.3 compliant
  • receiver Supports HDCP1.4 and HDCP2.2(Optional)
  • Consists of configurable (4/2/1) link channels and one AUX channel
  • Supports 1.62Gbps (RBR), 5.4Gbps (HBR2) and 8.1 Gbps (HBR3) bit rate
  • Supports main link operation with 1 or 2 or 4 lanes Supports both Default and Enhanced Framing Mode Supports SST mode
  • Supports video packet and audio packet
  • Supports 18 / 24 bit RGB digital video output format Master I2C interface for DDC connection
  • Interface to external HDCP key storage
  • Configuration registers programmable via AMBA interface
  • Configurable analog characteristics
  • CDR bandwidth
  • Equalizer strength
  • Terminator resistance
  • BGR voltage
  • Regulator voltage
  • Support PLL test and internal analog signal monitor
  • 1.8V/0.9V power supply

Block Diagram

Display Port v1.4 Rx PHY & Controller IP block diagram

What’s Included?

  • Verilog RTL or netlist source code of LINK controller.
  • Abstracted timing models for synthesis and STA
  • Timing constrains for synthesis and physical layout
  • Behavioral Verilog Model, simulation test bench, run control scripts, and test stimuli
  • Physical design database
  • Integration guidelines
  • Reference software sample code

Specifications

Identity

Part Number
Display Port v1.4 Rx PHY & Controller IP
Vendor
T2M GmbH
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T2M GmbH
HQ: Germany

Learn more about Single-Protocol PHY IP core

Frequently asked questions about Single-Protocol PHY IP

What is Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm)?

Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm) is a Single-Protocol PHY IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP