Vendor: Xilinx, Inc. Category: Custom

AXI Chip2Chip

Included at no additional charge with EDK software.

Contact Provider Request Datasheet

Overview

Included at no additional charge with EDK software.

The LogiCORE™ IP AXI Chip2Chip is a soft Xilinx IP core for use with the Xilinx Embedded Development Kit (EDK). The adaptable block provides bridging between AXI systems for Multi-FPGA System on Chip solutions.  The core supports multiple FPGA-to-FPGA interfacing options and provides a low pin count, high performance AXI chip-to-chip bridging solution.

Key features

  • Supports AXI4 Memory Mapped user interface
  • Supports optional AXI4-Lite data width of 32 bits
  • Supports Single Ended or Differential SelectIO™ FPGA interface and Aurora FPGA interface
  • Independent Master or Slave mode selection for AXI4 and AXI4-Lite interfaces
  • Supports 32-to-64 bit AXI data width
  • Supports asynchronous active-Low reset
  • Supports Common Clock or Independent Clock operations
  • Supports multiple Width Conversion options for reduced I/O utilization
  • Supports Link Detect FSM with deskew operation
  • Differential I/O support (Differential Clock Or Differential Clock and data option)
  • Allows all five AXI channels to operate independently
  • Supports an additional high-priority cut through channel for communicating interrupts
  • Provides a dedicated high-priority internal channel for link status monitoring and reporting
  • Generates Link Error and Multi-Bit Error Error interrupts
  • Supports ECC with single-bit error correction for Aurora interface

Specifications

Identity

Part Number
AXI Chip2Chip
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Custom IP core

Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor

The fast track development and 24x7 operations have put tremendous pressure on the servers, networking systems and communication equipments. It has become necessary that these systems should operate reliably irrespective of the change in external operating environment like the temperature, humidity, and power fluctuations or, on chip conditions like on-chip temperature, internal voltage levels etc. Measuring the reliability of these physical systems is must for every operational unit.

Repeatable results with design preservation

Increasingly, FPGA designs are no longer just the 'glue logic' of the past; they are becoming more complex every year, often incorporating challenging such as PCI Express cores. Time spent trying to maintain timing in these modules is not only frustrating, but often unproductive as well. The design preservation flow solves this issue by allowing the customer to meet timing on the critical module(s) of the design and then reuse the implementation results in future iterations.

Implementing LTE on FPGAs

Here's a review of the LTE algorithms and a practical implementation on a Xilinx FPGA. The reference design is tested using multiple video stream with varying encoding rates.

Frequently asked questions about Custom Die-to-Die IP cores

What is AXI Chip2Chip?

AXI Chip2Chip is a Custom IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Custom?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Custom IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP