Adapting Foundation IP to Exceed 2 nm Power Efficiency in Next-Gen Hyperscale Compute Engines
Discover how Synopsys Foundation IP helps achieve breakthrough power efficiency in next-gen 2 nm hyperscale compute engines.
Vendor:
Synopsys, Inc.
Category:
CPU
ARC HS46FS with ASIL B / ASIL D support, including lock-step for functional safety applications
The ARC® HS46FS, HS46FSx4, HS47DFS, HS47DFSx4, HS48FS, and HS48FSx4 functional safety processors (ARC HS4xFS) simplify developmen…
Overview
The ARC® HS46FS, HS46FSx4, HS47DFS, HS47DFSx4, HS48FS, and HS48FSx4 functional safety processors (ARC HS4xFS) simplify development of high-performance safety-critical applications and accelerate ISO 26262 safety and ISO/SAE 21434 cybersecurity certification of automotive system-on-chips (SoCs). The ASIL D compliant processors feature a pre-verified dual-core lockstep implementation including a self-checking safety monitor. There is also an option to run the cores in performance mode for ASIL B or non-automotive applications requiring higher performance based on the same design.
Within the processors the interrupt controller, watchdog timer, and options such as cluster DMA and FPU are tightly coupled to the core and are instantiated within the main and shadow core for full redundancy.
The ARC HS Functional Safety processors are supported with comprehensive safety documentation including FMEDA reports and the ARC MetaWare Toolkit for Safety with ASIL D certified compiler to generate ISO 26262 compliant code.
Key features
- Dual-core lockstep safety processor supports ISO 26262 automotive safety standards
- Certified for ISO 262626 safety and ISO/SAE 21434 cybersecurity compliance
- Single solution for Automotive Safety Integrity Level B, C and D (ASIL B, C, D); Supports both ASIL D lockstep operation or ASIL B, C single core operation
- Includes hardware safety features: ECC, integrated user-programmable windowed watchdog timer, and lockstep safety monitor
- Dual-issue, 32-bit processor for high-performance applications
- Support for DSP instructions
- MetaWare Toolkit for Safety with ASIL D certified compiler
- Extensive safety documentation eases SoC certification process
Block Diagram
dwc_arc_hs46fs_core block diagram
Specifications
Identity
Part Number
dwc_arc_hs46fs_core
Vendor
Synopsys, Inc.
Type
Silicon IP
Compute
CPU Architecture
ARC
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
With the Synopsys PCIe 6.x IP solution recently being named the first official “Gold System” for PCIe 6.x compliance testing, the standard is poised to make the leap from promising innovation to practical foundation for future systems and workloads.
The Integrated Design Challenge: Developing Chip, Software, and System in Unison
“We are in an era of pervasive intelligence,” said Shankar Krishnamoorthy, chief product development officer at Synopsys. Moderating a panel discussion at the inaugural Synopsys Executive Forum, he described the transformative impact of artificial intelligence (AI) and the challenges ahead.
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
With a promise to revolutionize our driving experience, automotive displays are evolving at an unprecedented pace. In modern vehicles, the digital dashboard with a variety of displays that provide access to all driver controls has replaced the physical mechanisms and panels.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Verifying CXL 3.1 Designs with Synopsys Verification IP
Nikhil Jain, Zongyao Wen (Synopsys)
Frequently asked questions about CPU IP cores
What is ARC HS46FS with ASIL B / ASIL D support, including lock-step for functional safety applications?
ARC HS46FS with ASIL B / ASIL D support, including lock-step for functional safety applications is a CPU IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.