Adapting Foundation IP to Exceed 2 nm Power Efficiency in Next-Gen Hyperscale Compute Engines
Discover how Synopsys Foundation IP helps achieve breakthrough power efficiency in next-gen 2 nm hyperscale compute engines.
Vendor:
Synopsys, Inc.
Category:
CPU
ARC HS44x2 dual-core version of dual-issue HS44 for embedded real-time applications
The ARC® HS44, HS46, and HS48 processors feature a dual-issue, 32-bit superscalar architecture for use in embedded applications w…
Overview
The ARC® HS44, HS46, and HS48 processors feature a dual-issue, 32-bit superscalar architecture for use in embedded applications where high-performance and high clock speed are required. The cores can be clocked at up to 1.9 GHz in 16ff processes (worst case, single core, base configuration) and offer outstanding performance delivering 3.0 DMIPS/MHz and 5.2 CoreMark/MHz with a small area footprint and low power consumption.
The ARC HS44, HS46 and HS48 processors are based on the advanced ARCv2 instruction set architecture (ISA) and pipeline, which provides leadership power efficiency and code density. For applications requiring higher performance, dual- and quad-core versions of all three ARC HS4x processors are available.
The ARC HS44 features close coupled memory (CCM) and is optimized for use in applications where real-time, deterministic behavior is required. The HS46 is designed for high-performance embedded applications that require cache and includes all of the features of the HS44 plus support for up to 64K Level 1 (L1) instruction and data cache. The HS48 is designed for use in applications running Linux or SMP Linux. The HS48 has all of the features of the HS46 plus support for up to 8MB of L2 cache, as well as a Memory Management Unit (MMU) supporting a 40-bit physical address space and page sizes up to 16 megabytes (MBs).
The HS44, HS46 and HS48 are designed to be used in applications such as SSD controllers, home networking, automotive systems, smart appliances, and many other high-end embedded applications.
Key features
- Dual-issue, 32-bit processor for high-performance embedded applications
- Deliver up to 5700 DMIPS and 9880 CoreMark per core at 1.9 GHz on 16ff (worst case conditions, single-core configuration)
- 3.0 DMIPS/MHz, 5.2 CoreMarks/ MHz (per core)
- Based on advanced ARCv2 ISA
- High degree of configurability
- Enhanced MMU (HS48) with 40-bit physical address and up to 16 MB page sizes
- Support for custom instructions
- Support for up to 16 MB of close coupled memory and direct mapping of peripherals
- Dual- and quad-core versions for higher performance
- Floating Point Unit (FPU) supporting single- and double-precision IEEE 754-compliant math operations
- Real-time Trace (RTT) provides real-time trace debugging features
- Easy performance upgrade from HS3x family – drop in replacement for HS3x
Block Diagram
dwc_arc_hs44x2_core block diagram
Specifications
Identity
Part Number
dwc_arc_hs44x2_core
Vendor
Synopsys, Inc.
Type
Silicon IP
Compute
CPU Architecture
ARC
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about CPU IP core
PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
With the Synopsys PCIe 6.x IP solution recently being named the first official “Gold System” for PCIe 6.x compliance testing, the standard is poised to make the leap from promising innovation to practical foundation for future systems and workloads.
The Integrated Design Challenge: Developing Chip, Software, and System in Unison
“We are in an era of pervasive intelligence,” said Shankar Krishnamoorthy, chief product development officer at Synopsys. Moderating a panel discussion at the inaugural Synopsys Executive Forum, he described the transformative impact of artificial intelligence (AI) and the challenges ahead.
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
With a promise to revolutionize our driving experience, automotive displays are evolving at an unprecedented pace. In modern vehicles, the digital dashboard with a variety of displays that provide access to all driver controls has replaced the physical mechanisms and panels.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Verifying CXL 3.1 Designs with Synopsys Verification IP
Nikhil Jain, Zongyao Wen (Synopsys)
Frequently asked questions about CPU IP cores
What is ARC HS44x2 dual-core version of dual-issue HS44 for embedded real-time applications?
ARC HS44x2 dual-core version of dual-issue HS44 for embedded real-time applications is a CPU IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.