Overview
The wakeup receiver offers a superior low cost wireless solution for applications with stringent battery life time requirement. The receiver operates at 2400MHz ISM band. It supports the main radio to carry out ultra-low power channel monitoring, and wake up the main radio only when a valid trigger packet is detected.
Different from other wakeup receiver designs, which needs a pair transmitter to send the data that fulfills a certain packet structure, this wakeup receiver can pair with any transmitter operating at 2400MHz, as long as the signal is with a constant envelope. As we know, the popular standards, Bluetooth Low Energy (BLE) and Zigbee, both adopt the modulation scheme with a constant envelope. This also means that this wakeup receiver can work directly with existing systems to provide a very low power channel monitoring.
The receiver SoC integrates analog front end (AFE) , digital baseband (DBB), and clock generation system, which makes the receiver a complete solution ready for use.
Learn more about RF Front End IP core
Through TSMC's OIP Cloud Alliance, the collaboration combines secure cloud-based design capabilities with access to advanced node technology and expert support to help innovators bring chips to market faster
Imec and Diraq today announce they have demonstrated the coherent operation and readout of an eight silicon MOS spin-qubit array designed and fabricated on imec's advanced 300mm spin-qubit technology platform using a CMOS-compatible process.
Ferroelectric capacitors are shown to enable low-voltage (~1.3 V) operation through ferroelectric layer scaling while maintaining high remnant polarization (>40 μC/cm²) and endurance (≥10¹³ cycles), key requirements for DRAM-like memory applications.
For the first time, scaled nFETs (implementing MoS2 as the channel material) and pFETs (either WS2 or WSe2-based) with 50nm contacted poly pitch (CPP) could be demonstrated, with good current-voltage characteristics.
Building on this, imec further demonstrates the first full transceiver architecture compliant with IEEE 802.15.4ab, delivering up to a 32x improvement in ranging performance through combined receiver, transmitter, and IEEE 802.15.4ab standard innovations
The feasibility of processing a charge coupled device (CCD) in a 3D NAND-like architecture paves the way for a cost-effective, high-bit-density memory solution to address the memory wall for AI specific workloads
