Vendor: TES Electronic Solutions Category: RF Front End

57 – 67 GHz 1:2 Balun

Planar Marchand 1:2 Balun, 57 – 67 GHz

Overview

The TS-BAL-60 is a planar Marchand type balun. The balun transforms unbalanced port to balanced port impedance with ratio of 1:2. Good phase and amplitude balance make it ideal for differential circuit measurement with single ended equipment. It can also be used as interface between single ended and differential chips.

Electrical specifications, TA=25 °C, 50 Ohm system

Parameter Min Typ. Max Units
Frequency Range 57 – 67     GHz
Unbalanced Port Impedance   50  
Balanced Port Impedance   100  
Input Return Loss   <-10 -9 dB
Insertion Loss   1.2   1.5 dB
Amplitude Imbalance     0.8 dB
Phase Imbalance     5 °

 

Key features

  • Impedance transformation 1:2
  • Phase Imbalance < 5°
  • Amplitude Imbalance < 0.8 dB
  • 100 µm Pitch
  • Small Size: 0.57 x 0.46 mm2

Block Diagram

Applications

  • V-Band Balanced/Unbalanced Interfacing

Specifications

Identity

Part Number
TS-BAL-60
Vendor
TES Electronic Solutions
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about RF Front End IP core

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about RF Front End IP cores

What is 57 – 67 GHz 1:2 Balun?

57 – 67 GHz 1:2 Balun is a RF Front End IP core from TES Electronic Solutions listed on Semi IP Hub.

How should engineers evaluate this RF Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this RF Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP