Vendor: Obsidian Technology Category: Single-Protocol PHY

LVDS Transceiver

OT3910bj is a set of cells designed for implementing the transmitter, receiver and associated bias function for LVDS point to poi…

Contact Provider Request Datasheet

Overview

OT3910bj is a set of cells designed for implementing the transmitter, receiver and associated bias function for LVDS point to point communication on the ams aH18 process. Compatible power pads are also provided.

The transmit driver cell translates 1.8V core logic signal levels to LVDS levels with a typical differential output swing of 350mV. The receiver cell translates LVDS levels, with a typical differential input threshold of of above 100mV, to 1.8V core logic signal levels. A reference cell is also provided to produce appropriate bias currents voltage reference signals for the transmit and receive cells.

Key features

  • Meets or exceeds the TIA/EIA-644 LVDS standard.
  • Driver, Receiver, Bias, and Power cells included.
  • Greater than 400Mbs data rate.
  • 1.8V core voltage, 5V IO voltage.
  • Receive fault detection.
  • 0.3ns differential pulse skew.
  • 1ns receive propagation delay.
  • Available evaluation chip, and evaluation board.

Block Diagram

OT3910b block diagram

What’s Included?

  • Flat GDS layout (for some IP this is delivered to the fab for integration).
  • Verilog model.
  • SPICE/CDL netlist.
  • Basic SPICE testbench. Allows for verification of basic function.
  • Timing files in LIB format.
  • Optional test chips.
  • Integration notes, and integration consulting support.
  • Test implementation notes.

Specifications

Identity

Part Number
OT3910b
Vendor
Obsidian Technology
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Obsidian Technology

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LVDS Transceiver?

LVDS Transceiver is a Single-Protocol PHY IP core from Obsidian Technology listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP