Vendor: Small World Communications Category: Channel Coding

64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder

The VA06C is a fully parallel 64 state error control decoder using the maximum likelihood Viterbi algorithm for the 4x8PSK (4D 8P…

Overview

The VA06C is a fully parallel 64 state error control decoder using the maximum likelihood Viterbi algorithm for the 4x8PSK (4D 8PSK) multi-dimensional trellis code specified in the CCSDS and ECSS standards.

Key features

  • 64 state 4x8PSK CCSDS and ECSS compatible Viterbi decoder
  • Bandwidth efficiencies of 2, 2.25, 2.5 or 2.75 bit/sym
  • Up to 293 MHz 4x8PSK symbol rate
  • Up to 3.2 Gbit/s data rate
  • Global clock enable
  • 6-bit received I and Q data
  • Optional differential decoder for phase ambiguity resolution
  • Optional automatic 4x8PSK symbol synchronisation
  • Estimated symbol error output
  • Minimum traceback depth of 33 or 65
  • 12.500 6-input LUTs
  • Asynchronous logic free design
  • Available as EDIF and VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Intel/Altera, Lattice and Microsemi/Actel cores available on request.

What’s Included?

  • All Licenses
    • EDIF Virtex-II, Spartan-3, Virtex-4 Core
    • VHDL Virtex-5, Spartan-6, Virtex-6, 7-Series, UltraScale, UltraScale+ Core
    • Test vector generator
  • ASIC License
    • ASIC VHDL Core

Specifications

Identity

Part Number
VA06C
Vendor
Small World Communications
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder?

64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP