Vendor: Small World Communications Category: Channel Coding

3GPP LTE 3GPP2 1xEV-DO Turbo Decoder with Ping Pong Input and Output Memories

This is a fully compatible 3GPPTM LTE and 3GPP2 1xEV-DO Release B turbo decoder with ping-pong input and output memories.

Contact Provider Request Datasheet

Overview

This is a fully compatible 3GPPTM LTE and 3GPP2 1xEV-DO Release B turbo decoder with ping-pong input and output memories. The PCD03V offers unparalleled performance, low complexity and features compared to other available 3GPPTM or 3GPP2 decoder cores.

Key features

  • Turbo Decoder
  • 8 state 3GPP LTE and 3GPP2 1xEV-DO Release B compatible
  • Rate 1/2, 1/3, 1/4 or 1/5
  • 40 to 6144 (3GPP LTE) or 17 to 20730 (3GPP2) bit interleaver
  • Includes ping-pong input and output memories
  • Optional external interleaver parameters for 3GPP LTE and programmable row coefficients for 3GPP2 interleaver
    • Up to 107 MHz internal clock
    • Up to 10.2 Mbit/s with 5 decoder iterations
    • 6-bit signed magnitude input data
    • Optional log-MAP or max-log-MAP constituent decoder algorithms
    • Up to 128 iterations in 1/2 iteration steps
    • Optional power efficient early stopping
    • Optional extrinsic information scaling and limiting
    • 16 or 24 bit CRC check
    • Implement one or two different standards from the one core
    • Free simulation software
    • Available as EDIF core and VHDL simulation core for Xilinx Virtex-II Pro, Spartan-3, Virtex-4 and Virtex-5 FPGAs under SignOnce IP License. Actel, Altera and Lattice FPGA cores available on request.
    • Available as VHDL core for ASICs
    • Low cost university license also available

What’s Included?

  • All licenses
  • EDIF core
  • VHDL simulation core
  • Test vector generation software
  • VHDL ASIC License
  • VHDL ASIC core
  • C++ bit/cycle exact simulation model

Specifications

Identity

Part Number
PCD03VH
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 3GPP LTE 3GPP2 1xEV-DO Turbo Decoder with Ping Pong Input and Output Memories?

3GPP LTE 3GPP2 1xEV-DO Turbo Decoder with Ping Pong Input and Output Memories is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP