Vendor: NTLab Category: PLL

20 to 300 MHz frequency synthesizer

The system generates stable clock signal with frequency from 20 to 300 MHz.

Contact Provider Request Datasheet
Silterra 180nm G View all specifications

Overview

The system generates stable clock signal with frequency from 20 to 300 MHz. The synthesizer is based on an integer Phase Locked Loop (PLL).
Input ckref is connected to reference clock signal with frequency from 8 to 16 MHz. Output pll_clk is signal with desired frequency.

Key features

  • SilTerra CMOS 0.18 um
  • 1V CMOS input logic signal
  • Output current digital 3-bit adjustment (from 0.75 mA to 6.5 mA)
  • 1.6 Gbps (DDR MODE) switching rates for transmitter
  • Low power dissipation (1.4 mW) for receiver
  • Low power dissipation (16.56 mW) for transmitter
  • Conforms to TIA/EIA-644 LVDS standards
  • Military temperature range: from -60 °C to + 125 °C
  • Propagation delay 590ps for transmitter
  • Propagation delay 500ps for receiver
  • Internal current digital 3-bit adjustment (high inner current for high frequency, from 40 to 300 uA) for receiver
  • Portable to other technologies (upon request)

Block Diagram

180SIL_PLL_01 block diagram

Applications

  • Data receiving/transmitting systems
  • Clock signal generator
  • Testing equipment

What’s Included?

  • Schematic or NetList
  • Abstract model (.lef and .lib files)
  • Layout view (optional)
  • Behavioral model (Verilog)
  • Extracted view (optional)
  • GDSII
  • DRC, LVS, antenna report
  • Test bench with saved configurations (optional)
  • Documentation

Silicon Options

Foundry Node Process Maturity
Silterra 180nm G —

Specifications

Identity

Part Number
180SIL_PLL_01
Vendor
NTLab
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

NTLab
HQ: Lithuania
Contact NTLab

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is 20 to 300 MHz frequency synthesizer?

20 to 300 MHz frequency synthesizer is a PLL IP core from NTLab listed on Semi IP Hub. It is listed with support for silterra.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP