NTLab announces highly linear GPS/GLONASS/Galileo/BeiDou RF front-end with reduced power consumption
November 12, 2014 -- NT1051 is a dual-channel multi-frequency (L1/L2/L3/L5) mutli-system (GPS/GLONASS/Galileo/BeiDou) RF front-end. Manufactured in 0.18um TSMC BiCMOS technology, it provides operability of GNSS receiver even if interference power is 120dB higher than satellite signal.
The purpose of the design was to bring benefits of high-grade GNSS receivers to portable devices. To allow reliable navigation in presence of interference, NT1051 has a 1dB compression point (on RF input) of -40dBm. That allows stable tracking even if interfering signal is 120dB higher (compared to -160dB of typical tracking sensitivity) than satellite signal.

Simultaneously, portable devices require reduced power consumption. But there is always a tradeoff between receiver linearity and consumed current. So the task of combining high dynamic range with low consumption was successfully solved in NT1051 architecture. Resulting power consumption is below 60mW. To allow dual-antenna receiver configurations, NT1051 has two separate channels with common fractional frequency synthesizer.
Related Semiconductor IP
- BLE Advertising Transmitter RF Frontend
- High-performance RF front-end module for 5G mobile terminals
- CoreLTEFE: RF Front-End for LTE mid-band application - GlobalFoundries 130nm RFSOI
- CoreFE: RF Front-End - GlobalFoundries 130nm RFSOI
- L1 GPS/Galileo/BeiDou/GLONASS RF Front-end
Related News
- MIPI Alliance Updates its MIPI RFFE Interface for Mobile Device RF Front-End Architectures
- RFaxis Expands Portfolio of CMOS RF Front-End ICs for Internet of Things (IoT)
- GlobalFoundries and Qualcomm Sign Agreement to Deliver Advanced 5G RF Front-End Products
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA