112G-VSR PAM4 SerDes PHY
PPA optimized for short reach connectivity
Overview
Industry-Leading Power Optimized 112G-VSR PAM4 SerDes PHY Solution
In data center interconnects, short-reach connectivity is needed in use-case scenarios for chip-to-chip, chip-to-optical-module, near-packaged optics, co-packaged optics or die-to-die. Power and area efficiency is critical in these use cases. The Cadence 112G-VSR PAM4 SerDes PHY provides optimized power, performance, and area (PPA) for short-reach to medium-reach applications at 1.25Gbps to 116Gbps data rates.
Key features
Optimized Power, Performance, and Area for Short-Reach Applications
- 1.25Gbps to 116Gbps flexible data rates allowing simultaneous support of different protocols including Ethernet and OTN
- Power optimized for short-reach applications with configurability
- Superior bit error rate (BER) with extra performance margin beyond short-reach standard requirements
- Beachfront optimized floorplan allows north-south and east-west SoC edge placement
- Comprehensive on-chip diagnostic features make system testing and debugging quick and easy
- Enables 800Gbps networking with PHY and Controller solutions
Block Diagram
Benefits
Enable Short Reach and Optical I/O Connectivity
- Superior Power Efficiency: Ultra-low power optimized for short-reach applications and optical I/O
- Robust Performance: Mature DSP-based architecture providing extra performance margin beyond short-reach standard requirements
- Flexible Data Rates: 1.25Gbps to 116Gbps flexible data rates supporting ETH, OTN, CPRI, JESD, and proprietary protocol rates
- Standard Compliance: Compliant with IEEE802.3 and OIF 112G short-reach standards
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 7nm | N7+ | Silicon Proven |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Single-Protocol PHY IP core
Rethinking AI Infrastructure: The Rise of PCIe Switches
UALink Under the Hood: Why Full-Stack Verification Wins
CES 2026 Recap: Trust Built on a Real, Working eUSB2V2 System Demo
Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet
Frequently asked questions about Single-Protocol PHY IP
What is 112G-VSR PAM4 SerDes PHY?
112G-VSR PAM4 SerDes PHY is a Single-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Single-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.