Vendor: Cadence Design Systems, Inc. Category: Single-Protocol PHY

112G-ULR PAM4 SerDes PHY

Accelerates AI and Hyperscale Data Center Applications The 112G Ultra-Long-Reach (ULR) SerDes PHY delivers exceptional long-reach…

Contact Provider Request Datasheet
Compliant PHY TSMC 6nm +1 N6 +1 Available on request View all specifications

Overview

Accelerates AI and Hyperscale Data Center Applications

The 112G Ultra-Long-Reach (ULR) SerDes PHY delivers exceptional long-reach performance, optimized power and area that is ideal for next-generation hyperscale data center, artificial intelligence (AI), optical, and 5G wireless applications. The SerDes PHY IP supports PAM4 and NRZ signaling and data rates from 1G to 112G with industry-leading digital signal process (DSP) technology incorporating maximum likelihood sequence detector (MLSD) to support up to a 45dB channel. It enables reliable high-speed data transfer over backplane, direct-attached cable (DAC), chip-to-chip, and chip-to-module channels to support LR, MR, and VSR use cases.

Key features

  • Supports full-duplex 1.25Gbps to 112.5Gbps data rates
  • Superior bit error rate (BER) performance across high-loss and reflective channels
  • Compliant with IEEE 802.3ck and OIF standard electrical specifications
  • Supports flexible SoC floorplan and IP placement and provides package substrate guideline/reference designs
  • Available in multiple advanced-process nodes, including 3nm, 4nm, 5nm, 6nm, and 7nm
  • Up to 800G Ethernet subsystem delivery with Cadence High-Speed Ethernet Controllers

Applications

  • Communications
  • Data Processing

What’s Included?

  • GDS II macros with abstract in LEF
  • Verilog post-layout netlist
  • f STA scripts for use at chip or standalone PHY levels
  • Liberty timing model
  • SDF for back-annotated timing verification

Silicon Options

Foundry Node Process Maturity
TSMC 6nm N6 Available on request
TSMC 7nm N7 Available on request

Specifications

Identity

Part Number
112G-ULR PAM4 SerDes PHY
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Application
Data center , Edge AI
Controller / PHY
PHY

Standards & Interfaces

Compliance Status
Compliant

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about Single-Protocol PHY IP core

Rethinking AI Infrastructure: The Rise of PCIe Switches

Far from just a functional piece of hardware, PCIe switches are the invisible foundation that accelerates data processing, eliminates bottlenecks, and ensures modern AI systems operate with blazing speed and pinpoint precision.

UALink Under the Hood: Why Full-Stack Verification Wins

Verifying UALink means following a transaction the way the silicon does: down through four layers, out across one, two, or four SerDes lanes at the configured 100G or 200G serial rate, and back again, with its meaning and its bytes both intact. This blog takes that journey one layer at a time, and along the way examines a detail of the data link flit that is easy to overlook and important to get right.

A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet

To meet the safety and deterministic latency requirements for controlling a car, a new set of open standards is being developed, collectively referred to as “Time Sensitive Networking,” or TSN. These improve the reliability, timing, redundancy, and failure detection ability of Ethernet to the level where it can be applied throughout an automobile. This article describes how Cadence has addressed the hardware requirements of TSN in its Automotive Ethernet Media Access Controller (MAC).

Frequently asked questions about Single-Protocol PHY IP

What is 112G-ULR PAM4 SerDes PHY?

112G-ULR PAM4 SerDes PHY is a Single-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub. It is listed with support for tsmc Available on request.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP